SBAS303C - DECEMBER 2003 - REVISED MARCH 2004



# 14-Bit, 125MSPS Analog-to-Digital Converter

#### **FEATURES**

- 14-Bit Resolution
- 125MSPS Sample Rate
- High SNR: 70.5dBFS at 100MHz f<sub>IN</sub>
- High SFDR: 82dBc at 100MHz f<sub>IN</sub>
- 2.3V<sub>PP</sub> Differential Input Voltage
- Internal Voltage Reference
- 3.3V Single-Supply Voltage
- Analog Power Dissipation: 578mW
  - Total Power Dissipation: 780mW
- Serial Programming Interface
- TQFP-64 PowerPAD™ Package

 Recommended Amplifiers: OPA695, OPA847, THS3201, THS3202, THS4503, THS9001


#### **APPLICATIONS**

- Wireless Communication
  - Communication Receivers
  - Base Station Infrastructure
- Test and Measurement Instrumentation
- Single and Multichannel Digital Receivers
- Communication Instrumentation
  - Radar, Infrared
- Video and Imaging
- Medical Equipment

#### DESCRIPTION

The ADS5500 is a high-performance, 14-bit, 125MSPS analog-to-digital converter (ADC). To provide a complete converter solution, it includes a high-bandwidth linear sample-and-hold stage (S&H) and internal reference. Designed for applications demanding the highest speed and highest dynamic performance in very little space, the ADS5500 has excellent power consumption of 780mW at 3.3V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements. Parallel CMOS-compatible output ensures seamless interfacing with common logic.

The ADS5500 is available in a 64-pin TQFP PowerPAD package and is specified over the full temperature range of –40°C to +85°C.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.





# PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
1005500	HTQFP-64 <sup>(2)</sup>	HTQFP-64(2)		A D 0 5 5 0 0 1	ADS5500IPAP	Tray, 160
ADS5500	PowerPAD	PAP	−40°C to +85°C	ADS5500I	ADS5500IPAPR	Tape and Reel, 1000

<sup>(1)</sup> For the most current product and ordering information, see the Package Option Addendum located at the end of this data sheet.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		ADS5500	UNIT
Supply	$AV_{DD}$ to $A_{GND}$ , $DRV_{DD}$ to $DR_{GND}$	-0.3 to +3.7	V
Voltage	AGND to DRGND	±0.1	V
Analog inpu	ut to AGND	-0.15 to +2.5	V
Logic input	to DR <sub>GND</sub>	-0.3 to DRV <sub>DD</sub> + 0.3	V
Digital data	output to DR <sub>GND</sub>	-0.3 to DRV <sub>DD</sub> + 0.3	V
Input curre	nt (any input)	30	mA
Operating t	emperature range	-40 to +85	°C
Junction te	mperature	+105	°C
Storage ter	nperature range	-65 to +150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe

proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER		MIN	TYP	MAX	UNIT
Supplies					
Analog supply voltage, A	$V_{DD}$	3.0	3.3	3.6	V
Output driver supply voltage	3.0	3.3	3.6	V	
Analog Input		•			•
Differential input range		2.3		VPP	
Input common-mode volta	1.5		1.6	V	
Digital Output					
Maximum output load			10		pF
Clock Input					
ADCLK input sample	DLL ON	60		125	MSPS
rate (sine wave) 1/t <sub>C</sub>	DLL OFF	10		80	MSPS
Clock amplitude, sine wa differential(2)		3		VPP	
Clock duty cycle(3)		50		%	
Open free-air temperatur	e range	-40		+85	°C
(1) .	•		_		

<sup>(1)</sup> Input common-mode should be connected to CM.

<sup>(2)</sup> Thermal pad size: 3.5mm x 3.5mm (min), 4mm x 4mm (max).

<sup>(2)</sup> See Figure 13 for more information.

<sup>(3)</sup> See Figure 12 for more information.



# **ELECTRICAL CHARACTERISTICS**

Typ, min, and max values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $t_{MAX} = +85^{\circ}C$ , sampling rate = 125MSPS, 50% clock duty cycle,  $AV_{DD} = DRV_{DD} = 3.3V$ , DLL On, -1dBFS differential input, and  $3V_{PP}$  differential clock, unless otherwise noted.

PARAMETER	CON	IDITIONS	MIN	TYP	MAX	UNIT
Resolution				14 Tested		Bits
Analog Inputs	<u>'</u>		1	'		· ·
Differential input range				2.3		Vpp
Differential input impedance	See Figure 4			6.6		kΩ
Differential input capacitance	See Figure 4			4		pF
Total analog input common-mode current				4(1)		mA
Analog input bandwidth	Source impeda	ance = $50\Omega$		750		MHz
Conversion Characteristics	<u>'</u>		1	<u> </u>		1
Maximum sample rate			see note (2)		125	MSPS
Data latency	See timing dia	gram, Figure 1		16.5		Clock Cycles
Internal Reference Voltages		<u> </u>	I	l l		
Reference bottom voltage, VREFM				0.97		V
Reference top voltage, VREFP				2.11		V
Reference error			-4	±0.9	+4	%
Common-mode voltage output, V <sub>CM</sub>				1.55 ± 0.05		V
Dynamic DC Characteristics and Accura	acy			lI		
No missing codes				Tested		
Differential linearity error, DNL	f <sub>IN</sub> = 10MHz		-0.9	±0.75	+1.1	LSB
Integral linearity error, INL	f <sub>IN</sub> = 10MHz		-5	±2.5	+5	LSB
Offset error				±1.5		mV
Offset temperature coefficient				0.0007		%/°C
Gain error				±0.45		%FS
Gain temperature coefficient				0.01		Δ%/°C
Dynamic AC Characteristics						
•		Room temp	70.5	71.5		dBFS
	f <sub>IN</sub> = 10MHz	Full temp range	69	71.5		dBFS
	f <sub>IN</sub> = 30MHz	1 1 3		71.5		dBFS
	$f_{IN} = 55MHz$			71.5		dBFS
Signal-to-noise ratio, SNR		Room temp	70	71.2		dBFS
orginal to motor rails, or the	$f_{IN} = 70MHz$	Full temp range	68.5	71		dBFS
	f <sub>IN</sub> = 100MHz	, ,		70.5		dBFS
	f <sub>IN</sub> = 150MHz			70.1		dBFS
	f <sub>IN</sub> = 225MHz			69.1		dBFS
RMS Output noise	Input tied to co	mmon-mode		1.1		LSB
,		Room temp	82	84		dBc
	$f_{IN} = 10MHz$	Full temp range	78	84		dBc
	f <sub>IN</sub> = 30MHz	1 7 3 3 5		84		dBc
	$f_{IN} = 55MHz$			79		dBc
Spurious-free dynamic range, SFDR		Room temp	80	83		dBc
-, · · · · · · · · · · · · · · · · · · ·	$f_{IN} = 70MHz$	Full temp range	77	82		dBc
	f <sub>IN</sub> = 100MHz	, , ,		82		dBc
	f <sub>IN</sub> = 150MHz			78		dBc
	f <sub>IN</sub> = 225MHz			74		dBc

<sup>(1) 2</sup>mA per input.(2) See Reccommended Operating Conditions on page 2.



ELECTRICAL CHARACTERISTICS (continued) Typ, min, and max values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $t_{MAX} = +85^{\circ}C$ , sampling rate = 125MSPS, 50% clock duty cycle,  $AV_{DD} = DRV_{DD} = 3.3V$ , DLL On, -1dBFS differential input, and  $3V_{PP}$  differential clock, unless otherwise noted.

PARAMETER	CON	IDITIONS	MIN	TYP	MAX	UNIT
	f 40M11=	Room temp	82	91		dBc
	$f_{IN} = 10MHz$	Full temp range	78	86		dBc
	f <sub>IN</sub> = 30MHz			86		dBc
	f <sub>IN</sub> = 55MHz			84		dBc
Second-harmonic, HD2	( 701411-	Room temp	80	87		dBc
	$f_{IN} = 70MHz$	Full temp range	77	83		dBc
	$f_{IN} = 100MHz$			84		dBc
	f <sub>IN</sub> = 150MHz			78		dBc
	f <sub>IN</sub> = 225MHz			74		dBc
		Room temp	82	89		dBc
	f <sub>IN</sub> = 10MHz	Full temp range	78	88		dBc
	$f_{IN} = 30MHz$	•		90		dBc
	f <sub>IN</sub> = 55MHz			79		dBc
Third-harmonic, HD3		Room temp	80	85		dBc
	$f_{IN} = 70MHz$	Full temp range	77	82		dBc
	f <sub>IN</sub> = 100MHz			82		dBc
	f <sub>IN</sub> = 150MHz			80		dBc
	f <sub>IN</sub> = 225MHz			76		dBc
Worst-harmonic/spur	f <sub>IN</sub> = 10MHz	Room temp		88		dBc
(other than HD2 and HD3)	$f_{IN} = 70MHz$	Room temp		86		dBc
		Room temp	69	70		dBc
	f <sub>IN</sub> = 10MHz	Full temp range	67.5	70		dBc
	$f_{IN} = 30MHz$			70		dBc
	$f_{IN} = 55MHz$			69.5		dBc
Signal-to-noise + distortion, SINAD	. 701411-	Room temp	68.5	69		dBc
	$f_{IN} = 70MHz$	Full temp range	67	69.5		dBc
	$f_{IN} = 100MHz$			69		dBc
	f <sub>IN</sub> = 150MHz			69		dBc
	f <sub>IN</sub> = 225MHz			66.4		dBc
		Room temp	80	85		dBc
	f <sub>IN</sub> = 10MHz	Full temp range	78	83		dBc
	$f_{IN} = 30MHz$	•		82		dBc
	f <sub>IN</sub> = 55MHz			77		dBc
Total harmonic distortion, THD	f 70M//-	Room temp	77.5	81		dBc
	$f_{IN} = 70MHz$	Full temp range	76	79.5		dBc
	$f_{IN} = 100MHz$	•		79		dBc
	f <sub>IN</sub> = 150MHz			75		dBc
	f <sub>IN</sub> = 225MHz			71.8		dBc



ELECTRICAL CHARACTERISTICS (continued) Typ, min, and max values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $t_{MAX} = +85^{\circ}C$ , sampling rate = 125MSPS, 50% clock duty cycle,  $AV_{DD} = DRV_{DD} = 3.3V$ , DLL On, -1dBFS differential input, and  $3V_{PP}$  differential clock, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Effective number of bits, ENOB	f <sub>IN</sub> = 70MHz		11.3		Bits
	f = 10.1MHz, 15.1MHz (-7dBFS each tone)		85		dBc
Two-tone intermodulation distortion, IMD	f = 30.1MHz, 35.1MHz (-7dBFS each tone)		85		dBc
	f = 50.1MHz, 55.1MHz (-7dBFS each tone)		88		dBc
Power Supply	•				
Total supply current, ICC	$V_{IN}$ = full-scale, $f_{IN}$ = 55MHz $AV_{DD}$ = DRV <sub>DD</sub> = 3.3V		236	265	mA
Analog supply current, I <sub>AVDD</sub>	$V_{IN}$ = full-scale, $f_{IN}$ = 55MHz $AV_{DD}$ = DRV <sub>DD</sub> = 3.3V		175	190	mA
Output buffer supply current, IDRVDD	$V_{IN}$ = full-scale, $f_{IN}$ = 55MHz $AV_{DD}$ = DRV <sub>DD</sub> = 3.3V		61	75	mA
	Analog only		578	627	mW
Power dissipation	Total power with 10pF load on digital output to ground		780	875	mW
Standby power	With clocks running		181	250	mW

#### **DIGITAL CHARACTERISTICS**

Typ, min, and max values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $t_{MAX} = +85^{\circ}C$ , sampling rate = 125MSPS, 50% clock duty cycle,  $AV_{DD} = DRV_{DD} = 3.3V$ , DLL On, -1dBFS differential input, and  $3V_{PP}$  differential clock, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Digital Inputs			-		•
High-level input voltage		2.4			V
Low-level input voltage				0.8	V
High-level input current				10	μΑ
Low-level input current				10	μΑ
Input current for RESET			-20		μΑ
Input capacitance			4		pF
Digital Outputs(1)	<u> </u>		-		•
Low-level output voltage	$C_{LOAD} = 10pF^{(2)}, f_S = 125MSPS$		0.3		V
High-level output voltage	C <sub>LOAD</sub> = 10pF <sup>(2)</sup> , f <sub>S</sub> = 125MSPS		3.0		V
Output capacitance			3		pF

<sup>(1)</sup> For optimal performance, all digital output lines (D0:D13), including the output clock, should see a similar load.

<sup>(2)</sup> Equivalent capacitance to ground of (load + parasitics of transmission lines).



#### TIMING CHARACTERISTCS




Figure 1. Timing Diagram

#### TIMING CHARACTERISTICS

Typ, min, and max values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $t_{MAX} = +85^{\circ}C$ , sampling rate = 125MSPS, 50% clock duty cycle,  $AV_{DD} = DRV_{DD} = 3.3V$ , DLL On, -1dBFS differential input, and  $3V_{PP}$  differential clock, unless otherwise noted.

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT				
Switching Specification									
Aperture delay, t <sub>A</sub>	Input CLK falling edge to data sampling point		1		ns				
Aperture jitter (uncertainty)	Uncertainty in sampling instant		300		fs				
Data setup time, tSETUP	Data valid to 50% of CLKOUT rising edge		2		ns				
Data hold time, tHOLD	CLKOUT rising edge to data becoming invalid		1.7		ns				
Data latency, t <sub>D</sub> (Pipe)	Input clock falling edge (on which sampling takes place) to input clock rising edge (on which the corresponding data is given out)		16.5		Clock Cycles				
Propagation delay, tPDI	Input clock rising edge to data valid		7.5		ns				
Data rise time	Data out 20% to 80%		2.5		ns				
Data fall time	Data out 80% to 20%		2.5		ns				
Output enable (OE) to output stable delay			2		ms				

#### SERIAL PROGRAMMING INTERFACE CHARACTERISTICS

The device has a three-wire serial interface. The device latches the serial data SDATA on the falling edge of serial clock SCLK when SEN is active.

- Serial shift of bits is enabled when SEN is low.
   SCLK shifts serial data at falling edge.
- Minimum width of data stream for a valid loading is 16 clocks.
- Data is loaded at every 16th SCLK falling edge while SEN is low.
- In case the word length exceeds a multiple of 16 bits, the excess bits are ignored.
- Data can be loaded in multiple of 16-bit words within a single active SEN pulse.






Figure 2. DATA Communication is 2-Byte, MSB First




Figure 3. Serial Programming Interface Timing Diagram

**Table 1. Serial Programming Interface Timing Characteristics** 

SYMBOL	PARAMETER	MIN(1)	TYP(1)	MAX(1)	UNIT
tSCLK	CLK SCLK Period				ns
tWSCLK	SCLK Duty Cycle	25	50	75	%
tSLOADS	SEN to SCLK setup time	8			ns
tSLOADH	SCLK to SEN hold time	6			ns
t <sub>DS</sub>	t <sub>DS</sub> Data Setup Time				ns
t <sub>DH</sub>	Data Hold Time	6			ns

<sup>(1)</sup> Min, typ, and max values are characterized, but not production tested.

**Table 2. Serial Register Table** 


А3	A2	A1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
1	1	0	1	0	0	0	0	0	0	0	0	0	0	DLL OFF	0	DLL OFF = 0: internal DLL is on, recommended for 60–125MSPS clock speed DLL OFF = 1: internal DLL is off, recommended for 10–80MSPS clock speed
1	1	1	0	0	TP<1>	TP<0>	0	0	0	0	0	0	0	0	0	TP<1:0> - Test modes for output data capture TP<1> = 0, TP<0> = 0 : Normal mode of operation, TP<1> = 0 TP<0> = 1 : All output lines are pulled to '0', TP<1> = 1 TP<0> = 0 : All output lines are pulled to '1', TP<1> = 1 TP<0> = 1 : A continuous stream of '10' comes out on all output lines
1	1	1	1	PDN	0	0	0	0	0	0	0	0	0	0	0	PDN = 0 : Normal mode of operation, PDN = 1 : Device is put in power down (low current) mode



# Table 3. DATA FORMAT SELECT (DFS TABLE)

DFS-PIN VOLTAGE (V <sub>DFS</sub> )	DATA FORMAT	CLOCK OUTPUT POLARITY
$V_{DFS} < \frac{1}{6} \times AV_{DD}$	Straight Binary	Data valid on rising edge
$\frac{5}{12} \times AV_{DD} > V_{DFS} > \frac{1}{3} \times AV_{DD}$	Two's Complement	Data valid on rising edge
$\frac{2}{3} \times AV_{DD} > V_{DFS} > \frac{7}{12} \times AV_{DD}$	Straight Binary	Data valid on falling edge
$V_{DFS} > \frac{5}{6} \times AV_{DD}$	Two's Complement	Data valid on falling edge

## **PIN CONFIGURATION**





## **PIN ASSIGNMENTS**

TER	MINAL	NO.		
NAME	NO.	OF PINS	I/O	DESCRIPTION
AV <sub>DD</sub>	5, 7, 9, 15, 22, 24, 26, 28, 33, 34, 37, 39	12	I	Analog power supply
AGND	6, 8, 12, 13, 14, 16, 18, 21, 23, 25, 27, 32, 36, 38	14	I	Analog ground
DRV <sub>DD</sub>	49, 58	2	I	Output driver power supply
DR <sub>GND</sub>	1, 42, 48, 50, 57, 59	6	I	Output driver ground
INP	19	1	I	Differential analog input (positive)
INM	20	1	I	Differential analog input (negative)
REFP	29	1	0	Reference voltage (positive); 0.1 $\mu\text{F}$ capacitor in series with a 1 $\Omega$ resistor to GND
REFM	30	1	0	Reference voltage (negative); 0.1 $\mu\text{F}$ capacitor in series with a 1 $\Omega$ resistor to GND
IREF	31	1	I	Current set; 56kΩ resistor to GND; do not connect capacitors
СМ	17	1	0	Common-mode output voltage
RESET	35	1	I	Reset (active high), 200kΩ resistor to AV <sub>DD</sub>
OE	41	1	I	Output enable (active high)
DFS	40	1	I	Data format and clock out polarity select <sup>(1)</sup>
CLKP	10	1	I	Data converter differential input clock (positive)
CLKM	11	1	I	Data converter differential input clock (negative)
SEN	4	1	I	Serial interface chip select
SDATA	3	1	I	Serial interface data
SCLK	2	1	I	Serial interface clock
D0 (LSB)-D13 (MSB)	44–47, 51–56, 60–63	14	0	Parallel data output
OVR	64	1	0	Over-range indicator bit
CLKOUT	43	1	0	CMOS clock out in sync with data

NOTE: PowerPAD is connected to analog ground.

<sup>(1)</sup> The DFS pin is programmable to four discrete voltage levels: 0, 3/8 AV<sub>DD</sub>, 5/8 AV<sub>DD</sub>, and AV<sub>DD</sub>. The thresholds are centered. More details are listed in Table 3 on page 8.



#### **DEFINITION OF SPECIFICATIONS**

#### **Analog Bandwidth**

The analog input frequency at which the spectral power of the fundamental frequency (as determined by FFT analysis) is reduced by 3dB.

#### **Aperture Delay**

The delay in time between the falling edge of the input sampling clock and the actual time at which the sampling occurs.

#### **Aperture Uncertainty (Jitter)**

The sample-to-sample variation in aperture delay.

#### **Clock Pulse Width/Duty Cycle**

A perfect differential sine wave clock results in a 50% clock duty cycle on the internal coversion clock. Pulse width high is the minimum amount of time that the ENCODE pulse should be left in logic '1' state to achieve rated performance. Pulse width low is the minimum time that the ENCODE pulse should be left in a low state (logic '0'). At a given clock rate, these specifications define an acceptable clock duty cycle.

## **Differential Nonlinearity (DNL)**

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation of any single LSB transition at the digital output from an ideal 1 LSB step at the analog input. If a device claims to have no missing codes, it means that all possible codes (for a 14-bit converter, 16384 codes) are present over the full operating range.

#### **Effective Number of Bits (ENOB)**

The effective number of bits for a sine wave input at a given input frequency can be calculated directly from its measured SINAD using the following formula:

$$ENOB = \frac{SINAD - 1.76}{6.02}$$

If SINAD is not known, SNR can be used exceptionally to calculate ENOB (ENOB<sub>SNR</sub>).

#### **Effective Resolution Bandwidth**

The highest input frequency where the SNR (dB) is dropped by 3dB for a full-scale input amplitude.

#### **Gain Error**

The amount of deviation between the ideal transfer function and the measured transfer function (with the offset error removed) when a full-scale analog input voltage is applied to the ADC, resulting in all 1s in the digital code. Gain error is usually given in LSB or as a percent of full-scale range (%FSR).

#### Integral Nonlinearity (INL)

INL is the deviation of the transfer function from a reference line measured in fractions of 1 LSB using a "best straight line" or "best fit" determined by a least square curve fit. INL is independent from effects of offset, gain or quantization errors.

#### **Maximum Conversion Rate**

The encode rate at which parametric testing is performed. This is the maximum sampling rate where certified operation is given.

#### Minimum Conversion Rate

This is the minimum sampling rate where the ADC still works.

#### **Nyquist Sampling**

When the sampled frequencies of the analog input signal are below  $f_{CLOCK}/2$ , it is called Nyquist sampling. The Nyquist frequency is  $f_{CLOCK}/2$ , which can vary depending on the sample rate ( $f_{CLOCK}$ ).

#### Offset Error

Offset error is the deviation of output code from mid-code when both inputs are tied to common-mode.

#### **Propagation Delay**

This is the delay between the input clock rising edge and the time when all data bits are within valid logic levels.

#### Signal-to-Noise and Distortion (SINAD)

The RMS value of the sine wave  $f_{IN}$  (input sine wave for an ADC) to the RMS value of the noise of the converter from DC to the Nyquist frequency, including harmonic content. It is typically expressed in decibels (dB). SINAD includes harmonics, but excludes DC.

$$SINAD = 20Log_{(10)} \frac{Input(V_S)}{Noise + Harmonics}$$

#### Signal-to-Noise Ratio (without harmonics)

SNR is a measure of signal strength relative to background noise. The ratio is usually measured in dB. If the incoming signal strength in  $\mu V$  is  $V_S$ , and the noise level (also in  $\mu V$ ) is  $V_N$ , then the SNR in dB is given by the formula:

$$SNR = 20Log_{(10)} \frac{V_S}{V_N}$$

This is the ratio of the RMS signal amplitude,  $V_S$  (set 1dB below full-scale), to the RMS value of the sum of all other spectral components,  $V_N$ , excluding harmonics and DC.



## Spurious-Free Dynamic Range (SFDR)

The ratio of the RMS value of the analog input sine wave to the RMS value of the peak spur observed in the frequency domain. It may be reported in dBc (that is, it degrades as signal levels are lowered), or in dBFS (always related back to converter full-scale). The peak spurious component may or may not be a harmonic.

#### **Temperature Drift**

Temperature drift (for offset error and gain error) specifies the maximum change from the initial temperature value to the value at  $T_{MIN}$  or  $T_{MAX}$ .

#### **Total Harmonic Distortion (THD)**


THD is the ratio of the RMS signal amplitude of the input sine wave to the RMS value of distortion appearing at multiples (harmonics) of the input, typically given in dBc.


#### **Two-Tone Intermodulation Distortion Rejection**


The ratio of the RMS value of either input tone  $(f_1, f_2)$  to the RMS value of the worst third-order intermodulation product  $(2f_1 - f_2; 2f_2 - f_1)$ . It is reported in dBc.





## TYPICAL CHARACTERISTICS





























































































































#### **APPLICATION INFORMATION**

#### THEORY OF OPERATION

The ADS5500 is a low-power, 14-bit, 125MSPS, CMOS, switched capacitor, pipeline ADC that operates from a single 3.3V supply. The conversion process is initiated by a falling edge of the external input clock. Once the signal is captured by the input S&H, the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges are used to propagate the sample through the pipeline every half clock cycle. This process results

in a data latency of 16.5 clock cycles, after which the output data is available as a 14-bit parallel word, coded in either straight offset binary or binary two's complement format.

#### INPUT CONFIGURATION

The analog input for the ADS5500 consists of a differential sample-and-hold architecture implemented using a switched capacitor technique, shown in Figure 4.




Figure 4. Analog Input Stage



This differential input topology produces a high level of AC performance for high sampling rates. It also results in a very high usable input bandwidth, especially important for high intermediate-frequency (IF) or undersampling applications. The ADS5500 requires each of the analog inputs (INP, INM) to be externally biased around the common-mode level of the internal circuitry (CM, pin 17). For a full-scale differential input, each of the differential lines of the input signal (pins 19 and 20) swings symmetrically between CM + 0.575V and CM - 0.575V. This means that each input is driven with a signal of up to CM  $\pm$  0.575V, so that each input has a maximum differential signal of 1.15VPP for a total differential input signal swing of 2.3Vpp. The maximum swing is determined by the two reference voltages, the top reference (REFP, pin 29), and the bottom reference (REFM, pin 30).

The ADS5500 obtains optimum performance when the analog inputs are driven differentially. The circuit shown in Figure 5 shows one possible configuration using an RF transformer.




Figure 5. Transformer Input to Convert Single-Ended Signal to Differential Signal

The single-ended signal is fed to the primary winding of an RF transformer. Since the input signal must be biased around the common-mode voltage of the internal circuitry, the common-mode voltage (V<sub>CM</sub>) from the ADS5500 is connected to the center-tap of the secondary winding. To ensure a steady low-noise V<sub>CM</sub> reference, best performance is obtained when the CM (pin 17) output is filtered to ground with  $0.1\mu F$  and  $0.01\mu F$  low-inductance capacitors.

Output V<sub>CM</sub> (pin 17) is designed to directly drive the ADC input. When providing a custom CM level, be aware that the input structure of the ADC sinks a common-mode current in the order of 4mA (2mA per input). Equation (1) describes the dependency of the common-mode current and the sampling frequency:

$$\frac{4\text{mA} \times f_s}{125\text{MSPS}} \tag{1}$$

Where:

 $f_S > 60MSPS$ .

This equation helps to design the output capability and impedance of the driving circuit accordingly.

When it is necessary to buffer or apply a gain to the incoming analog signal, it is possible to combine single-ended operational amplifiers with an RF transformer, or to use a differential input/output amplifier without a transformer, to drive the input of the ADS5500. TI offers a wide selection of single-ended operational amplifiers (including the THS3201, THS3202, OPA847, and OPA695) that can be selected depending on the application. An RF gain block amplifier, such as TI's THS9001, can also be used with an RF transformer for very high input frequency applications. The THS4503 is a recommended differential input/output amplifier. Table 4 lists the recommended amplifiers.

When using single-ended operational amplifiers (such as the THS3201, THS3202, OPA847, or OPA695) to provide gain, a three-amplifier circuit is recommended with one amplifier driving the primary of an RF transformer and one amplifier in each of the legs of the secondary driving the two differential inputs of the ADS5500. These three amplifier circuits minimize even-order harmonics. For very high frequency inputs, an RF gain block amplifier can be used to drive a transformer primary; in this case, the transformer secondary connections can drive the input of the ADS5500 directly, as shown in Figure 5, or with the addition of the filter circuit shown in Figure 6.

Figure 6 illustrates how  $R_{\text{IN}}$  and  $C_{\text{IN}}$  can be placed to isolate the signal source from the switching inputs of the ADC and to implement a low-pass RC filter to limit the input noise in the ADC. It is recommended that these components be included in the ADS5500 circuit layout when any of the amplifier circuits discussed previously are used. The components allow fine-tuning of the circuit performance. Any mismatch between the differential lines of the ADS5500 input produces a degradation in performance at high input frequencies, mainly characterized by an increase in the even-order harmonics. In this case, special care should be taken to keep as much electrical symmetry as possible between both inputs.

Another possible configuration for lower-frequency signals is the use of differential input/output amplifiers that can simplify the driver circuit for applications requiring DC coupling of the input. Flexible in their configurations (see Figure 7), such amplifiers can be used for single-ended-to-differential conversion, signal amplification.



Table 4. Recommended Amplifiers to Drive the Input of the ADS55	Table 4.	Recommended	Amplifiers to	Drive the I	Input of the	<b>ADS5500</b>
---	----------	-------------	---------------	-------------	--------------	----------------

INPUT SIGNAL FREQUENCY	RECOMMENDED AMPLIFIER	TYPE OF AMPLIFIER	USE WITH TRANSFORMER?
DC to 20MHz	THS4503	Differential In/Out Amp	No
DC to 50MHz	OPA847	Operational Amp	Yes
	OPA695	Operational Amp	Yes
10MHz to 120MHz	THS3201	Operational Amp	Yes
	THS3202	Operational Amp	Yes
Over 100MHz	THS9001	RF Gain Block	Yes




Figure 6. Converting a Single-Ended Input Signal to a Differential Signal Using an RF Transformer




Figure 7. Using the THS4503 with the ADS5500



#### **POWER SUPPLY SEQUENCE**

The ADS5500 requires a power-up sequence where the  $DRV_{DD}$  supply must be at least 0.4V by the time the  $AV_{DD}$  supply reaches 3.0V. Powering up both supplies at the same time will work without any problem. If this sequence is not followed, the device may stay in power-down mode.

#### POWER DOWN

The device will enter power-down in one of two ways: either by reducing the clock speed to between DC and 1MHz, or by setting a bit through the serial programming interface. Using the reduced clock speed, the power-down may be initiated for clock frequencies below 10MHz. For clock frequencies between 1MHz and 10Mhz, this can vary from device to device, but will power-down for clock speeds below 1MHz.

The device can be powered down by programming the internal register (see *Serial Programming Interface* section). The outputs become tri-stated and only the internal reference is powered up to shorten the power-up time. The Power-Down mode reduces power dissipation to a minimum of 180mW.

#### REFERENCE CIRCUIT

The ADS5500 has built-in internal reference generation, requiring no external circuitry on the printed circuit board (PCB). For optimum performance, it is best to connect both REFP and REFM to ground with a  $1\mu F$  decoupling capacitor in series with a  $1\Omega$  resistor, as shown in Figure 8. In addition, an external  $56.2k\Omega$  resistor should be connected from IREF (pin 31) to AGND to set the proper current for the operation of the ADC, as shown in Figure 8. No capacitor should be connected between pin 31 and ground; only the  $56.2k\Omega$  resistor should be used.




Figure 8. REFP, REFM, and IREF Connections for Optimum Performance

#### **CLOCK INPUT**

The ADS5500 clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both configurations. The common-mode voltage of the clock inputs is set internally to CM (pin 17) using internal  $5k\Omega$  resistors that connect CLKP (pin 10) and CLKM (pin 11) to CM (pin 17), as shown in Figure 9.




Figure 9. Clock Inputs

When driven with a single-ended CMOS clock input, it is best to connect CLKM (pin 11) to ground with a  $0.01\mu F$  capacitor, while CLKP is AC-coupled with a  $0.01\mu F$  capacitor to the clock source, as shown in Figure 10.




Figure 10. AC-Coupled, Single-Ended Clock Input

The ADS5500 clock input can also be driven differentially, reducing susceptibility to common-mode noise. In this case, it is best to connect both clock inputs to the differential input clock signal with  $0.01\mu F$  capacitors, as shown in Figure 11.






Figure 11. AC-Coupled, Differential Clock Input

For high input frequency sampling, it is recommended to use a clock source with very low jitter. Additionally, the internal ADC core uses both edges of the clock for the conversion process. This means that, ideally, a 50% duty cycle should be provided. Figure 12 shows the performance variation of the ADC versus clock duty cycle.




Figure 12. AC Performance vs Clock Duty Cycle

Bandpass filtering of the source can help produce a 50% duty cycle clock and reduce the effect of jitter. When using a sinusoidal clock, the clock jitter will further improve as the amplitude is increased. In that sense, using a differential clock allows for the use of larger

amplitudes without exceeding the supply rails and absolute maximum ratings of the ADC clock input. Figure 13 shows the performance variation of the device versus input clock amplitude. For detailed clocking schemes based on transformer or PECL-level clocks, refer to the ADS5500EVM User's Guide (SLWU010), available for download from www.ti.com.




Figure 13. AC Performance vs Clock Amplitude

#### **INTERNAL DLL**

In order to obtain the fastest sampling rates achievable with the ADS5500, the device uses an internal digital phase lock loop (DLL). Nevertheless, the limited frequency range of operation of DLL degrades the performance at clock frequencies below 60MSPS. In order to operate the device below 60MSPS, the internal DLL must be shut off using the DLL OFF mode described in the *Serial Interface Programming* section. The Typical Performance Curves show the performance obtained in both modes of operation: DLL ON (default), and DLL OFF. In either of the two modes, the device will enter power down mode if no clock or slow clock is provided. The limit of the clock frequency where the device will function properly is ensured to be over 10MHz.



#### **OUTPUT INFORMATION**

The ADC provides 14 data outputs (D13 to D0, with D13 being the MSB and D0 the LSB), a data-ready signal (CLKOUT, pin 43), and an out-of-range indicator (OVR, pin 64) that equals 1 when the output reaches the full-scale limits.

Two different output formats (straight offset binary or two's complement) and two different output clock polarities (latching output data on rising or falling edge of the output clock) can be selected by setting DFS (pin 40) to one of four different voltages. Table 3 details the four modes. In addition, output enable control (OE, pin 41, active high) is provided to tri-state the outputs.

The output circuitry of the ADS5500 has being designed to minimize the noise produced by the transients of the data switching, and in particular its coupling to the ADC analog circuitry. Output D4 (pin 51) senses the load capacitance and adjusts the drive capability of all the output pins of the ADC to maintain the same output slew rate described in the timing diagram of Figure 1, as long as all outputs (including CLKOUT) have a similar load as the one at D4 (pin 51). This circuit also reduces the sensitivity of the output timing versus supply voltage or temperature. External series resistors with the output are not necessary.

#### SERIAL PROGRAMMING INTERFACE

The ADS5500 has internal registers for the programming of some of the modes described in the previous sections. The registers should be reset after power-up by applying a  $2\mu s$  (minimum) high pulse on RESET (pin 35); this also resets the entire ADC and sets the data outputs to low. This pin has a  $200k\Omega$  internal pull-up resistor to AVDD. The programming is done through a three-wire interface. The timing diagram and serial register setting in the Serial Programing Interface section describe the programming of this register.

Table 2 shows the different modes and the bit values to be written on the register to enable them.

Note that some of these modes may modify the standard operation of the device and possibly vary the performance with respect to the typical data shown in this data sheet.





29-Oct-2004

## **PACKAGING INFORMATION**

ORDERABLE DEVICE	STATUS(1)	PACKAGE TYPE	PACKAGE DRAWING	PINS	PACKAGE QTY
ADS5500IPAP	ACTIVE	HTQFP	PAP	64	160
ADS5500IPAPR	ACTIVE	HTQFP	PAP	64	1000

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

# PAP (S-PQFP-G64)

# PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated