

April 2000

DESCRIPTION

The 73K324BL is a highly integrated single-chip modem IC which provides the functions needed to construct a V.22bis compatible modem, capable of 2400 bps full-duplex operation over dial-up lines. The 73K324BL is an enhancement of the 73K324L singlechip modem which adds the hybrid hook switch control, and driver to the 73K324L. The 73K324BL integrates analog, digital, and switched-capacitor array functions on a single chip, offering excellent performance and a high level of functional integration in a 32-Lead PLCC and 44-Lead TQFP package.

The 73K324BL operates from a single +5 V supply for low power consumption.

The 73K324BL is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular single-chip microprocessors (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus or via an optional serial control bus. An ALE control simplifies address demultiplexing. Data communications normally occur through a separate serial port.


(continued)

FEATURES

- Includes features of 73K324L single-chip modem
- On chip 2-wire/4-wire hybrid driver and off hook relay buffer
- One-chip multi-mode V.22bis/V.22/V.21/V.23 and Bell 212A compatible modem data pump
- FSK (300/1200 bps), DPSK (600, 1200 bps), or QAM (2400 bps) encoding
- Software compatible with other Semiconductor K-Series one-chip modems
- Interfaces directly with standard microprocessors (80C51 typical)
- Parallel or serial bus for control
- Selectable asynch/synch with internal buffer/debuffer and scrambler/descrambler **functions**
- All asynchronous and synchronous operating modes (internal, external, slave)

(continued)

BLOCK DIAGRAM



DESCRIPTION (continued)

The 73K324BL is pin and software compatible with the 73K222BL and 73K224BL, allowing system upgrades and product differentiation with a single component change.

The 73K324BL is designed to be a complete V.22bis compatible modem on a chip. The complete modem requires only the addition of the phone line interface. a control microprocessor, and RS-232 level converter for a typical system. Many functions were included to simplify implementation of typical modem designs. In addition to the basic 2400 bps QAM, 600/1200 bps DPSK and 300/1200 bps FSK modulator/demodulator sections, the device also includes synch/asynch converters. scrambler/descrambler, call progress tone detect, DTMF tone generator capabilities and handshake pattern detectors. Test features such as analog loop, digital loop, and remote digital loopback are supported. Internal pattern generators are also included for self-testing functional Description

FEATURES (continued)

- Adaptive equalization for optimum performance over all lines
- Programmable transmit attenuation (16 dB, 1 dB steps), selectable receive boost (+18 dB)
- Call progress, carrier, answer tone, unscrambled mark, S1, and signal quality monitors
- DTMF, answer, SCT, and guard tone generators
- Test modes available: ALB, DL, RDL, mark, space, alternating bit, S1 pattern
- CMOS technology for low power consumption (typically 100 mW @ 5 V) with power-down mode (15 mW @ 5 V)
- TTL and CMOS compatible inputs and outputs

FUNCTIONAL DESCRIPTION

HYBRID AND RELAY DRIVER

To make designs more cost effective and space efficient, the 73K324BL includes the 2-wire to 4-wire hybrid with sufficient drive to interface directly to the telecom coupling transformers. In addition, an off hook relay driver with 40 mA drive capability is also included to allow use of commonly available mechanical telecom relays.

QAM MODULATOR/DEMODULATOR

The 73K324BL encodes incoming data into guad-bits represented by 16 possible signal points with specific phase and amplitude levels. The base-band signal is then filtered to reduce intersymbol interference on the band limited telephone network. The modulator transmits this encoded data using either a 1200 Hz (originate mode) or 2400 Hz (answer mode) carrier. The demodulator, although more complex, essentially reverses this procedure while also recovering the data clock from the incoming signal. Adaptive equalization corrects for varying line conditions by automatically changing filter parameters compensate for line characteristics.

DPSK MODULATOR/DEMODULATOR

The 73K324BL modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A/V.22 standards. The base-band signal is then filtered to reduce intersymbol interference on the bandlimited 2wire PSTN line. Transmission occurs on either a 1200 Hz (originate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB originate mode) or a 2400 Hz carrier (originate mode or ALB answer mode). The 73K324BL use a phase locked loop coherent demodulation technique that offers excellent performance. Adaptive equalization is also used in DPSK modes for optimum operation with varying line conditions.

FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space) are used in V.21 mode. V.23 mode uses 1300 and 2100 Hz for the main channel and 390 and 450 Hz for the back channel. Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are automatically bypassed in the FSK modes.

PASSBAND FILTERS AND EQUALIZERS

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the band limited receive signal. The transmit signal filtering corresponds to a 75% square root of raised Cosine frequency response characteristic.

ASYNCHRONOUS MODE

The asynchronous mode is used for communication with asynchronous terminals which may communicate at 600,1200, or 2400 bps +1%, -2.5% even though the modem's output is limited to the nominal bit rate ±.01% in DPSK and QAM modes. When transmitting in this mode the serial data on the TXD input is passed through a rate converter which inserts or deletes stop bits in the serial bit stream in order to output a signal that is the nominal bit rate ±.01%. This signal is then routed to a data scrambler and into the analog modulator where quad-bit/di-bit encoding results in the output signal. Both the rate converter and scrambler can be bypassed for handshaking, and synchronous operation as selected. Received data is processed in a similar fashion except that the rate converter now acts to reinsert any deleted stop bits and output data to the terminal at no greater than the bit rate plus 1%. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

FUNCTIONAL DESCRIPTION (continued)

The synch/asynch converter also has an extended Overspeed mode which allows selection of an output overspeed range of either +1% or +2.3%. In the extended overspeed mode, stop bits are output at 7/8 rising edge of TXCLK the normal width.

Both the synch/asynch rate converter and the data descrambler are automatically bypassed in the FSK modes.

SYNCHRONOUS MODE

Synchronous operation is possible only in the QAM or DPSK modes. Operation is similar to that of the asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived 1200 or 2400 Hz signal in internal mode and is connected internally to the RXCLK pin in slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The asynch/synch converter is bypassed when synchronous mode is selected and data is transmitted at the same rate as it is input.

PARALLEL BUS CONTROL INTERFACE MODE

Eight 8-bit registers are provided for control, option select, and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as seven consecutive memory locations. Six control registers are read/write memory. The detect and ID registers are read only and cannot be modified except by modem response to monitored parameters.

SERIAL CONTROL INTERFACE MODE

The serial Command mode allows access to the 73K324BL control and status registers via a serial control port. In this mode the AD0, AD1, and AD2 lines provide register addresses for data passed through the AD7 (DATA) pin under control of the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ lines. A read operation is initiated when the $\overline{\text{RD}}$ line is taken low. The next eight cycles of EXCLK will then transfer out eight bits of the selected addresss location LSB first. A write takes place by shifting in eight bits of data LSB first for eight consectuive cycles of EXCLK. $\overline{\text{WR}}$ is then pulsed low and data transfer into the selected register occurs on the rising edge of $\overline{\text{WR}}$.

DTMF GENERATOR

The DTMF generator controls the sending of the sixteen standard DTMF tone pairs. The tone pair sent is determined by selecting transmit DTMF (bit D4) and the 4 DTMF bits (D0-D3) of the Tone Register. Transmission of DTMF tones from TXA is gated by the transmit enable bit of CR0 (bit D1) as with all other analog signals.

PIN DESCRIPTION

POWER

NAME	PIN	TYPE	DESCRIPTION				
GND	1	I	System ground				
VDD	16	Power supply input, 5 V ±10% Bypass with 0.1 and capacitors to GND.					
VREF	31	0	An internally generated reference voltage. Bypass with 0.1 µF capacitor to ground.				
ISET	28	I	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M Ω resistor. ISET should be bypassed to GND with a 0.1 μ F capacitor.				

PARALLEL MICROPROCESSOR CONTROL INTERFACE MODE

ALE	13	I	ADDRESS LATCH ENABLE: The falling edge of ALE latches the address on AD0-AD2 and the chip select on CS.
AD0-AD7	5-12	I/O	ADDRESS/DATA BUS: These bi-directional tri-state multiplexed lines carry information to and from the internal registers.
<u>cs</u>	23	I	CHIP SELECT: A low on this pin during the falling edge of ALE allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if \overline{CS} (latched) is not active. The state of \overline{CS} is latched on the falling edge of ALE.
CLK	2	0	OUTPUT CLOCK: This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 times the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset.
ĪNT	20	0	INTERRUPT: This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the Detect Register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset.
RD	15	I	READ: A low requests a read of the 73K324BL internal registers. Data can not be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	30	I	RESET: An active high signal on this pin will put the chip into an inactive state. All Control Register bits (CR0, CR1, tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull-down resistor permits power-on-reset using a capacitor to VDD.

PARALLEL MICROPROCESSOR INTERFACE (continued)

NAME	PIN	TYPE	DESCRIPTION
WR	14	I	WRITE: A low on this informs the 73K324BL that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of WR. No data is written unless both WR and the latched CS are low.

SERIAL MICROPROCESSOR CONTROL INTERFACE MODE

NAME	PIN	TYPE	DESCRIPTION
AD0-AD2	5-7	I	REGISTER ADDRESS SELECTION: These lines carry register addresses and should be valid during any read or write operation.
DATA (AD7)	12	SERIAL CONTROL DATA: Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the RD pin. RD low outputs data. RD high inputs data.	
RD	15	I	READ: A low on this input informs the 73K324BL that data or status information is being read by the processor. The falling edge of the \overline{RD} signal will initiate a read from the addressed register. The \overline{RD} signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the \overline{RD} signal is active.
WR	14	I	WRITE: A low on this input informs the 73K324BL that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse WR low. Data is written on the rising edge of WR.

NOTE: The serial control mode is provided by tying ALE high and $\overline{\text{CS}}$ low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become the register address.

DTE USER

NAME	PIN	TYPE	DESCRIPTION
EXCLK	22	I	EXTERNAL CLOCK: This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data applied to on the TXD pin. Also used for serial control interface.
RXCLK	26	0	RECEIVE CLOCK: The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch the valid output data. RXCLK will be valid as long as a carrier is present.
RXD	25	0	RECEIVED DATA OUTPUT: Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	21	0	TRANSMIT CLOCK: This signal is used in synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In internal mode the clock is generated internally. In external mode TXCLK is phase locked to the EXCLK pin. In slave mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.
TXD	24	I	TRANSMIT DATA INPUT: Serial data for transmission is applied on this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In asynchronous modes (1200/600 bps or 300/1200 baud) no clocking is necessary. DPSK data must be 1200/600 bps +1%, -2.5% or +2.3%, -2.5 % in extended over speed mode.

PIN DESCRIPTION (continued)

ANALOG INTERFACE AND OSCILLATOR

NAME	PIN	TYPE	DESCRIPTION
RXA	32	I	Received modulated analog signal input from the telephone line interface.
TXA1 / TXA 2	18 / 17	0	(differential) Transmit Analog. These pins provide the analog output signals to be transmitted to the telephone line. The drivers will differentially drive the impedance of the line transformer and the line matching resistor. An external hybrid can also be built using TXA1 as a single ended transmit signal.
XTL1 / XTL2	3 / 4	I	These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel mode crystal. Load capacitors should be connected from XTL1 and XTL2 to ground. XTL2 can also be driven from an external clock.
OH	27	0	OFF-HOOK RELAY DRIVER: This signal is an open drain output capable of sinking 40 mA and is used for controlling a relay. The output is the complement of the OH register bit in the ID Register.

.

REGISTER DESCRIPTIONS

Eight 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the AD0, AD1 and AD2 lines in serial mode, or in parallel mode. The address lines and \overline{CS} are latched by ALE in the parallel mode. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and the 73K324BL internal state. DR is a detect register which provides an indication

of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. CR2 is the primary DSP control interface and CR3 controls transmit attenuation and receive gain adjustments. All registers are read/write except for DR and ID which are read only. Register control and status bits are identified below:


REGISTER BIT SUMMARY

		ADDRESS								
REGISTE	R	AD-A0	D7	D6	D5	D4	D3	D2	D1	D0
CONTROL REGISTER 0	CR0	000	MODULATION OPTION	MODULATION TYPE 1	MODULATION TYPE 0	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE
CONTROL REGISTER 1	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS SCRAMBLER	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
DETECT REGISTER	DR	010	RECEIVE LEVEL	PATTERN S1 DET	RECEIVE DATA	UNSCR. MARK DETECT	CARRIER DETECT	SPECIAL TONE DETECT	CALL PROGRESS DETECT	SIGNAL QUALITY
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT GUARD TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF 3	DTMF2/ 4W/FDX	DTMF1/ EXTENDED OVERSPEED	DTMF0/ GUARD/ ANSWER
CONTROL REGISTER 2	CR2	100	0	SPECIAL REGISTER ACCESS	CALL INITIALIZE	TRANSMIT S1	16 WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE
CONTROL REGISTER 3	CR3	101	TXDALT	TRISTATE TX/RXCLK	ОН	RECEIVE GAIN BOOST	TRANSMIT ATTEN. 3	TRANSMIT ATTEN. 2	TRANSMIT ATTEN. 1	TRANSMIT ATTEN. 0
SPECIAL REGISTER	SR	101	0	TX BAUD CLOCK	RX UNSCR. DATA	0	TXD SOURCE	SQ SELECT 1	SQ SELECT 0	0
ID REGISTER	ID	110	ID	ID	ID	ID	Х	Х	Х	1

NOTE: When a register containing reserved control bit is written into, the reserved bits must be programmed as 0's.

X = Undefined, mask in software

REGISTER ADDRESS TABLE



00XX=73K212AL, 322L, 321L 01XX=73K221AL, 302L 10XX=73K222AL, 222BL 1100=73K224L 1110=73K324L

1110=73K324BL

^{0 =} Only write zeros to these locations X = Undefined, mask in software

CONTROL REGISTER 0

	D7	D6	D5		D4	D3	D2	D1	D0		
CR0 000	MODU OPTIO		MODUL. TYPE 0		ANSMI ODE 2	T TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE		
BIT		NAME	COI	NDITI	ON	DESCRIPTION					
D0		Answer/		0		Selects answer	mode (transn	nit in high band	d, receive		
		Originate					in low band) or in V.23 HDX mode, receive at 1200 bps and transmit at 75 bps.				
				1		Selects origina high band) or and transmit at	in V.23 HDX				
						Note: This bit works with Tone Register bits D0 and D to program special tones detected in the Detect Registe See Detect and Tone Registers.					
D1		Transmit		0		Disables transr	nit output at T	XA1 & TXA2			
		Enable		1		Enables transm	nit output at Tኦ	(A1 & TXA2			
						Note: Transm activation of an			1 to allow		
D5,D4	ļ	Transmit	D5 E)4 D	3 D2						
D3,D2	2	Mode	0 (0 0	0	Selects Power digital interface		All functions di	sabled except		
			0 (0 0	1	Internal synchrinternally derivingut data appredge of TXCLrithe falling edge	ed 600,1200 earing at TXD (. Receive da	or 2400 Hz must be valid	signal. Serial I on the rising		
			0 () 1	0	External synchrinternal synchrito EXCLK pin, supplied extern	onous, but TX and a 600, 120	CLK is conne	cted internally		
			0	0 1	1	Slave synchro synchronous n the RXCLK pin	nodes TXCLK	•			
			0 1	0	0	Selects a sync 6 data bits, 1 st		8 bits/charact	ter (1 start bit,		
			0 1	0	1	Selects asynch 7 data bits, 1 st		- 9 bits/charac	ter (1 start bit,		
			0	1 1	0	Selects asynchibit, 8 data bits,		- 10 bits/cha	racter (1 start		
			0	1 1	1	Selects asynchit, 8 data bits,			racter (1 start		
			1 2	X C	0	Selects FSK op	eration.				

CONTROL REGISTER 0 (continued)

	D7		D6	D5		D4	D3	D2	D1	D0	
CR0 000	MODUL. OPTION		MODUL. TYPE 1	ODUL. YPE 0		RANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE	
BIT	BIT NAME		CONDITION			DESCRIPTION					
D6,D5	5 Modulation			D6	6	D5					
	Туре		1		0	QAM					
				0)	0	DPSK				
				0)	1	FSK				
D7		Modulation Option		0			QAM selects 2400 bps. DPSK selects 1200 bps. FSK selects 103 mode.				
		1			DPSK selects 600 bps.						
							FSK selects V.	21 mode.			

CONTROL REGISTER 1

	D7	D6	D5	D4	D3	D2	D1	D0		
CR0 000	MODUL OPTION		MODUL. TYPE 0	TRANSMITMODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE		
BIT		NAME	CON	IDITION	DESCRIPTION					
D0, D	1	Test Mode	D1							
			0		Selects normal	<u> </u>				
			0		Analog loopback mode. Loops the transmitted analog signal back to the receiver, and causes the receiver to use the same carrier frequency as the transmitter. To squelch the TXA pin, transmit enable bit as well as Tone Register bit D2 must be low.					
			1	0	Selects remote back to transm mark. Data on	it data internal	ly, and RXD is			
			1	1	Selects local di to RXD and cor					
D2		Reset		0	Selects Norma	l Operations				
				1	Resets modem to power-down state. All Control Register bits (CR0, CR1, CR2, CR3 and tone) are reset to zero except CR3 bit D2. The output of the clock pin will be set to the crystal frequency.					
D3		Clock Control		0	Selects 11.059	2 MHz crystal	echo output at	t CLK pin.		
				1	Selects 16 time DPSK/QAM mo		e output at CLI	K pin in		
D4		Bypass Scrambler		0	Selects normal passed through		PSK and QAM	data is		
				1	Selects Scrambler bypass. Bypass DPSK and QAM data is route around scrambler in the transmit path.					
D5		Enable Detect Interrupt		0	Disables interrupt at INT pin. All interrupts are normally disabled in power-down mode.					
				1	Enables INT output. An interrupt will be generated with a change in status of DR bits D1- D4 and D6. The answer tone and call progress detect interrupts are masked when the TX enable bit is set. Carrier detect is masked when TXDTMF is activated. All interrupts will be disable if the device is in power-down mode.					
			D.	7 D6						
D6, D	7	Transmit Pattern	0		Selects normal state of the TXI	D pin.				
			0	1	Selects an alternating mar/space transmit pattern for modem testing and handshaking. Also used for S1 pattern generation (see CR2 bit D4).					
			1	0	Selects a const					
			1	1	Selects a const	tant space trar	smit pattern.			

DETECT REGISTER

)7	D6		D5		D4	D3	D2	D1	D0		
DR 010	LE'	RECEIVE S1 LEVEL PATTER INDICATOR DETEC		RN			NSCR. MARK ETECT	CARR. DETECT	SPECIAL TONES DETECT	CALL PROG. DETECT	SIGNAL QUALITY INDICATOR		
BIT		N/	ME	CC	NDITI	ON	DESC	RIPTION					
D0		Signal	Quality	0				Indicates normal received signal.					
		Indi	cator	1			error r	ate). Interac	ved signal q ts with Spec	ial Register l			
D1		Call P	rogress		0		1		ne detected				
		Detect			1		progre	ss detection	e of call prog circuitry is a Hz call prog	activated by	energy in the		
D2		Speci	al Tone		0		Condit	ion not dete	cted.				
		De	etect		1		Condit	ion detected	l				
				CR0 D0	TR D0	CR2 D5							
				1	0	1	2225 H modes		nswer tone o	letected in V	7.22bis, V.22		
			1	1	1	2100 Hz ±21 Hz answer tone detected in V.22 I modes.				7.22 bis, V.22			
				0	Х	0	900 Hz SCT tone detected in V.23 mode.						
				1	Х	0	2100 Hz or 2225 Hz answer tone detected in QAM, DPSK mode						
D3		Carrie	r Detect	0			No car	No carrier detected in the receive channel.					
					1		Indicated carrier has been detected in the received channel.						
D4		Unscr	ambled		0		No unscrambled mark.						
		Mark	Detect		1			Indicates detection of unscrambled marks in the received data. Should be time qualified by software.					
D5		Recei	ve Data				is the	same as tha	uts the recei t output on tl D is tri-state	he RXD pin,	eam. This data but it is not		
D6		S1 F	attern		0		No S1	pattern beir	ng received.				
		D€	etect		1		softwa (00110	S1 pattern detected. Should be time qualified by software. S1 pattern is defined as a double di-bit (001100) unscrambled 1200 bps DPSK signal. Pattern must be aligned with baud clock to be detected.					
D7			ve Level cator		0		Received signal level below threshold, (typical @ -25 dBm0); can use receive gain boost (+18 dB).						
					1		Receiv	ed signal al	ove thresho	old.			

TONE REGISTER

	D	7	D6		D:	5		D4	D3	D2	D1	D0
TR 011	OUT CONT	PUT ROL	TRANSMIT GUARD TONE	A	TRANSMIT ANSWER TONE			RANSMIT DTMF	DTMF 3	DTMF 2/ 4-WIRE FDX	DTMF 1/ EXTENDED OVER- SPEED	DTMF 0/ G.T./ANSW./ CALLING// SCT TONE/SEL
BIT		I	NAME			OITIO		DESCRI				
D0, D D5, D		Gua Ans	TMF 0/ ard Tone/ wer Tone/ lling/SCT	D6 X 1	D5 X 0	D4 1 0	D0 X 0	Transmit Must be	DTMF ton n V.22 mo	es (override de during D ard tone if ir	and D4 as shownes all other fund TMF transmiss TV.22bis or V.2	ctions). sion
		Tone/ ransmit	1	0	0	1	Select 55		d tone if in	V.22bis or V.22	and	
	Sel				ct R	egist	er Sp	ecial Tone	Detect (bit	t D2) for de		•
				1	0	0	0				nsmitted if V.22 cted in CR0.	2, V.22bis
				Х	1	0	0	Transmit Answer r	-	nswer Ton	e. Must be in D	PSK
				Х	1	0	1	Transmit Answer r		nswer Ton	e. Must be in D	PSK
				1	0	0	1			arrier turnof de. (CR0 bi	f) tone transmit t D0 = 1)	tted in V.23
					D4	D1				4 as shown		
D1			TMF 1/		0	0		,			+1% -2.5%. (no	<u>, </u>
			xtended rerspeed		0	1		Asynchro overspee		1 or DPSK -	+2.3% -2.5%. (6	extended
					D4	D2						
D2			TMF 2/		0	0				ex or half du	•	
		4 V	Vire FDX		0	1		selected. selected low band as the re	The received the ANS operation. ceiver, but	ve path cori S/ORIG bit The transr does not ha	the modulation responds receive CR0 D0 in term nitter is in the save magnitude the receive pat	ve mode as of high or ame band filtering or

TONE REGISTER

	D	7	D6	D5			D4	D3		D2		D	1	D0
TR 011	OUT CON1	PUT	TRANSMIT GUARD TONE	TRANSI ANSWI TONE	ER		ANSMIT DTMF	DTMF 3	4-	MF 2 WIRE FDX		DTM EXTE OVI SPE	NDED ER-	DTMF 0/ ANSWER GUARD
BIT		ı	NAME	CONDIT	CONDITION DESCRIPTION					•				
D3, D D1, D			TMF 3, 2, 1, 0) (0)- 11	Programs	t. Tone en	OTMI X D Icodi	tone ΓMF a	pai and shov	rs tha TX en vn bel DE	t will be able bit low:	(CR0, bit
							#		1	1	0	0	941	1477
							A		1	1	0	1	697	1633
							В		1	1	1	0	770	1633
							C	;	1	1	1	1	852	1633
							D)	0	0	0	0	941	1633
D7			0			Enables RXD pin. R			Receive data will be output on RXD.					
		C	Control	1			impedano	RXD pin. ce with int	erna	weal	k pul	ll-up r	esistor.	gh

NOTE: DTMF0-DTMF2 should be set to an appropriate state after DTMF dialing to avoid unintended operation.

CONTROL REGISTER 2

	D7	D6	D5	D4		D3	D2	D1	D0		
CR2 100	0	SPEC REG ACCESS	CALL INIT	TRANSI S1	MIT 16 WAY RESET TRAIN EQUALIZ DSP INHIBIT ENABL						
BIT		NAME	CON	DITION	DES	SCRIPTION					
D0		Equalizer		0		adaptive equa					
		Enable		1	The adaptive equalizer is enabled. This bit is used in handshakes to control when the equalizer should calculate its coefficients.						
D1		Train Inhibit		0	The	adaptive equa	alizer is activ	/e.			
				1	The	adaptive equa	alizer coeffic	ients are froz	zen.		
D2		RESET DSF	5	0	The	DSP is inactiv	ve and all va	riables are ir	nitialized.		
				1		DSP is runnir trol bits.	ng based on	the mode se	t by other		
D3		16 Way		0		receiver and ne (based on t			same decision de).		
				1	into	receiver, inde a 16 point ded dshaking.					
D4		Transmit S1 0			mod	transmitter wide transmits 0 bypass scram	101 scra		mark/space dependent on		
				1	in a in D	Iternating mar	k/space mod an unscram	le by CR1 bit bled repetitiv	mitter is placed is D7, D6, and re double di-bit ent		
D5		Call Init		0		The DSP is set-up to do demodulation and pattern detection based on the various mode bits. Both answe tones are detected in demodulation mode concurrently TR-D0 is ignored.					
				1	The DSP decodes unscrambled mark, answer tone and call progress tones.						
D6		Special		0	Normal CR3 access.						
		Register Access		1		Setting this bit and addressing CR3 allows access to the special register (see the special register for details).					
D7	ĺ	Not used at this tin	ne	0	Onl	y write zero to	this bit.				

CONTROL REGISTER 3

	D7		D6	D5	D4	D3	D2	D1	D0					
CR3 101	101 TX/R		TRI-STATE TX/RXCLK	ОН	RECEIVI BOOST ENABLE	ATTEN. 3	TRANSMIT ATEN 2	TRANSMIT ATTEN. 1	TRANSMIT ATTEN. 0					
BIT	BIT NAME			CON	DITION	DESCRIPTION								
D3, D D1,D0		,	Transmit Attenuator	D3 D2 0 0 1 1	0 0 0 0 Sets the attenuation level of the transmitted signal in 1									
D4	, , ,													
			Boost		1	Boost is in the path. This boost does not change reference levels. It is used to extend dynamic range by compensating for internally generated noise when receiving weak signals. The receive level detect signal and knowledge of the hybrid and transmit attenuator setting will determine when boost should be enabled.								
D5			ОН		0	Relay driver open.								
					1	Open drain drive	er pulling low.							
D6	Tri-state		<u>-</u>	0	TXCLK and RX	CLK are driven	1.	·						
		TX	CLK/RXCLK		1	TXCLK and RXCLK are tri-stated.								
D7			TXDALT		Register D3=1	Alternate TX data source (see Special Register).								

SPECIAL REGISTER

	D7)6	D5	D4	D3	D2	D1	D0			
SR 101	0		AUD OCK	RXUN- DSCR DATA	0	TXD SOURCE	SIGNAL QUALITY LEVEL SELECT 1	SIGNAL QUALITY LEVEL SELECT 0	0			
BIT		NA	ME	DESCRIP	TION							
D7, D	4, D0			Not used	at this time	. Only write ze	ros to these bits	5.				
D6		TXBAU	XBAUD CLK TXBAUD clock is the transmit baud-synchronous clock that can be used to synchronize the input of arbitrary quad/di-bit patterns. The rising edge of TXBAUD signals the latching of a baud-worth of data internally. Synchronous data to be entered via the TXDALT bit, CR3 bit D7, should have data transitions that start 1/2 bit period delayed from the TXBAUD clock edges.									
D5		RXUN Da			This bit outputs the data received before going to the descrambler. This is useful for sending special unscrambled patterns that can be used for signaling.							
D3		TXD S	Source	TXDALT	if this bit is	a one. The trai	ource; either the nsmit pattern bit					
D2, D	O1 Signal Quality Level Select The signal quality indicator is a logical zero when the signal received is acceptable for low error rate reception. It is determined by the value of the mean squared error (MSE) calculated in the decisioning process when compared to a given threshold. This threshold can be set to four levels of error rate. The SQI bit will be low for good or average connections. As the error rate crosses the threshold setting, the SQI bit will toggle at a 1.66 ms rate. Toggling will continue until the error rate indicates that the data pump has lost convergence and a retrain is required. At that point the SQI bit will a one constantly. The SQI bit and threshold selection are valid for QAM and DPSK only and indicates typical error rate.							ue of the when evels of As the 1.66 ms ata pump QI bit will be				
		D2	D1	THRESH	OLD VALU	E UN	NITS					
	-	0	0	1	0-5	BE	R (default)					
		0	1	1	0-6	BE	R					
		1	0		0-4	BE	R					
		1	1	1	0-3	BE	R					

NOTE: This register is "mapped" and is accessed by setting CR2 bit D6 to a one and addressing CR3. This register provides functions to the 73K324BL user that are not necessary in normal communications. Bits D7-D4 are read only, while D3-D0 are read/write. To return to normal CR3 access, CR2 bit D6 must be returned to a zero.

ID REGISTER

	D7	D6	D	5		D4	D3	D2	D1	D0
ID	ID ID		IC)	ID		Х	Х	Х	Х
110										
BIT		NAME	C	ONE	DITIC	N	DESCRIPTION			
			D7	D6	D5	D4	Indicates Device) :		
D7, D	6,	Device	0	0	Х	Х	73K212L, 73K32	21L or 73K322	!L	
D5, D	4	Identification	0	1	Х	Х	73K221L or 73K	302L		
		Signature	1	0	Х	Х	73K222L or 73K	222BL		
			1	1	0	0	73K224L, 73K22	24BL		
			1	1	1	0	73K324L, 73K32	24BL		

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
VDD supply voltage	7V
Storage temperature	-65 to 150° C
Soldering temperature (10 s)	260° C
Applied voltage	-0.3 to VDD + 0.3 V

NOTE: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD supply voltage		4.5	5	5.5	V
TA, operating free-air		-40		+85	С
Clock variation	(11.0592 MHz) crystal or external clock	-0.01		+0.01	%
External components (Ref	er to application section for placement.))			
VREF bypass capacitor	External to GND	0.1	Note 1		μF
Bias setting resistor	Placed between VDD and ISET pins	1.8	2	2.2	ΜΩ
ISET bypass capacitor	ISET pin to GND	0.1			μF
VDD bypass capacitor 1	External to GND	0.1	Note 1		μF
VDD bypass capacitor 2	External to GND	22	Note 1		μF
XTL1 load capacitor	Depends on crystal characteristics from pin to GND			40	pF
XTL2 load capacitor	Depends on crystal characteristics from pin to GND			40	pF
Hybrid loading	see Figure 1				
R1			600		Ω
R2			600		Ω
C1			0.033		μF

NOTE 1: Minimum for optimized system layout; may require higher values for noisy environments.

DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, Supply Current	CLK = 11.0592 MHz				
	ISET Resistor = 2 M Ω				
IDD1, Active	Operating with crystal oscillator,		20	27	mA
IDD2, Idle	< 5 pF capacitive load on CLK pin		5	7	mA
Digital Inputs					
VIL, Input Low Voltage				0.8	V
VIH, Input High Voltage					
All Inputs except Reset		2.0		VDD	V
XTL1, XTL2					
Reset, XTL1, XTL2		3.0		VDD	V
IIH, Input High Current	VI = VDD			100	μA
IIL, Input Low Current	VI = 0V	-200			μA
Reset Pull-down Current	Reset = VDD	2		50	μA
Digital Outputs					
VOH, Output High Voltage	IO = IOH Min IOUT = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO = IOUT = 1.6 mA			0.4	V
RXD Tri-State Pull-up Curr.	RXD = GND	-2		-50	μA
OH Output VoL	IOUT = 40 mA			1.4	V
Capacitance					
CLK	Maximum permitted load			25	pF
Input Capacitance	All digital inputs			10	pF




FIGURE 1: Analog Interface Hybrid Loading

ELECTRICAL SPECIFICATIONS (continued)

DYNAMIC CHARACTERISTICS AND TIMING

 $(TA = -40^{\circ}C \text{ to } +85^{\circ}C, VDD = \text{recommended range unless otherwise noted.})$

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
QAM/DPSK Modulator		1	II.	П	
Carrier suppression	Measured between TXA1 and TXA2	35			dB
Output Amplitude	TX Scrambled marks	-11.5	-10	-9	dBm0
	ATT = 0100 (default)				
FSK Modulator/Demodulat	or				
Output Frequency Error	CLK = 11.0592 MHz	-0.31		+0.20	%
Transmit Level	ATT = 0100 (default) transmit dotting pattern	-11.5	-10	-9	dBm0
TXA output distortion	All products through BPF			-45	dB
Output bias distortion @ RXD	Dotting pattern measured at RXD receive level -20 dBm, SNR 20 dB	-10		+10	%
Output jitter @ RXD	Integrated for 5 seconds	-15		+15	%
Sum of bias distortion and output jitter	Integrated for 5 seconds	-17		+17	%
Answer Tone Generator (2	100 or 2225 Hz) Note: Do note use in	V.21 when	transmitting	g answer to	ne.
Output amplitude	ATT = 0100 (default level)	-11.5	-10	-9	dBm0
	In V.22 mode				
Output Distortion	Distortion products in receive band			-40	dB
DTMF Generator	In V.22 mode				
Frequency accuracy		-0.03		+0.25	%
Output amplitude	Low band, ATT = 0100, DPSK mode	-10		-8	dBm0
Output amplitude	High band, ATT = 0100, DPSK mode	-8		-6	dBm0
Twist	High band to low band, DPSK mode	1	2	3	dB
Receiver Dynamic Range	Refer to performance curves	-43		-3	dBm0
Call Progress Detector	In call init mode				
Detect level	460 Hz test signal	-34		0	dBm0
Reject level	460 Hz test signal			-40	dBm0
Delay time	-70 dBm0 to -30 dBm0 step			25	ms
Hold time	-30 dBm0 to -70 dBm0 step			25	ms

NOTE: Parameters expressed in dBm0 refer to the following definition:

⁸ dB loss in the transmit path (TXA1 - TXA2 to the line) in all modes except V.23 back channel

⁹ dB loss for the V.23 back channel transmit path (TXA1 – TXA2 to the line)

³ dB loss in the receive path from the line to RXA

DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER		CONDITION	MIN	NOM	MAX	UNIT
Carrier Detect		Receive gain = On for lower input le	vel measur	ements		
Threshold		All modes	-48		-43	dBm0
Hysteresis		All modes	2			
Delay Time	FSK	70 dBm0 to -6 dBm0	25		37	ms
		70 dBm0 to -40 dBm0	25		37	ms
	DPSK	-70 dBm0 to -6 dBm0	7		17	ms
		-70 dBm0 to -40 dBm0	7		17	ms
	QAM	-70 dBm0 to -6 dBm0	25		37	ms
		-70 dBm0 to -40 dBm0	25		37	ms
Hold Time	FSK	-6 dBm0 to -70 dBm0	25		37	ms
		40 dBm0 to -70 dBm0	15		30	ms
	DPSK	-6 dBm0 to -70 dBm0	20		29	ms
		-40 dBm0 to -70 dBm0	14		21	ms
	QAM	-6 dBm0 to -70 dBm0	25		32	ms
		-40 dBm0 to -70 dBm0	18		28	ms
Answer Tone D	Detectors	DPSK Mode				
Detect Level			-48		-43	dBm0
Detect Time		Call init mode, 2100 or 2225 Hz	6		50	ms
Hold Time		Call init mode, 2100 or 2225 Hz	6		50	ms
Pattern Detecto	ors	DPSK Mode				
S1 Pattern						
Delay Time		For signals from -6 to -40 dBm0,	10		55	ms
Hold Time		-6 to -40 dBm0, demodulation mode	10		45	ms
Unscrambled M	ark					
Delay Time		For signals from -6 to -40 call init	10		45	ms
Hold Time		mode	10		45	ms
Receive Level	Indicator		•	•	•	
Detect On			-22		-28	dBm0
Valid after Carri	er Detect	DPSK Mode	1	4	7	ms

DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Transmit Attenuator					
Range of Transmit Level	Default ATT=0100 (-10 dBm0) 1111-0000	-22		-6	dBm0
Step Accuracy		-0.15		+0.15	dB
Clock Noise					
	TXA pins; 153.6 kHz			1.5	mVrms
Carrier Offset					
Capture Range	Originate or Answer		±5		Hz
Recovered Clock					
Capture Range	% of frequency (originate or answer)	-0.02		+0.02	%
Guard Tone Generator					
Tone Accuracy	550 Hz		+1.2		%
	1800 Hz		-0.8		
Tone Level	550 Hz	-4.5	-3.0	-1.5	dB
(Below QAM/DPSK Output)	1800 Hz	-7.5	-6.1	-4.5	dB
Harmonic Distortion	550 Hz			-50	dB
(700 to 2900 Hz)	1800 Hz			-50	dB

DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
TIMING (Refer to Timing Diagrams)	*				
TAL	CS/Address setup before ALE Low	12			ns
TLA CS	CS hold after ALE Low	0			ns
AD0-AD7	Address hold after ALE Low	10			ns
TLC	ALE Low to RD/WR Low	10			ns
TCL	RD/WR Control to ALE High	0			ns
TRD	Data out from RD Low	0		70	ns
TLL	ALE width	15			ns
TRDF	Data float after RD High			50	ns
TRW	RD width	50			ns
TWW	WR width	50			ns
TDW	Data setup before WR High	15			ns
TWD	Data hold after WR High	12			ns
TCKD	Data out after EXCLK Low			200	ns
TCKW (serial mode)	WR after EXCLK Low	150			ns
TDCK (serial mode)	Data setup before EXCLK Low	150			ns
TAC (serial mode)	Address setup before control**	50			ns
TCA (serial mode)	Address hold after control**	50			ns
TWH (serial mode)	Data Hold after EXCLK	20			

^{*} All timing parameters are targets and not guaranteed.

NOTE: Asserting ALE, $\overline{\text{CS}}$, and $\overline{\text{RD}}$ or $\overline{\text{WR}}$ concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.

^{**} Control for setup is the falling edge of \overline{RD} or \overline{WR} . Control for hold is the falling edge of \overline{RD} or the rising edge of \overline{WR}

TIMING DIAGRAMS




FIGURE 2: Bus Timing Diagram (Parallel Control Mode)




FIGURE 3: Read Timing Diagram (Serial Control Mode)




FIGURE 4: Write Timing Diagram (Serial Control Mode)

28

APPLICATIONS INFORMATION

GENERAL CONSIDERATIONS

Figure 5 shows the basic circuit diagram for a 73K324BL modem integrated circuit designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. A typical DAA arrangement is shown in Figure 5. This diagram is for reference only and does not represent a production-ready modem design.

The 73K324BL can be used in either of two control interface configurations: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel method is intended for use with 8039/48 or 8031/51 compatible microcontrollers from Intel or many manufacturers. The serial interface mode can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.




FIGURE 5: Typical 73K324BL DAA Circuit

APPLICATIONS INFORMATION (continued)

DIRECT ACCESS ARRANGEMENT (DAA)

The DAA (Direct Access Arrangement) required for the 73K324BL consists of an impedance matching resistor, telecom coupling transformer, ring detection and fault protection circuitry.

The transformer specifications must comply with the PTT requirements of the country in which the modem is being operated. Transformers designed specifically for use with the telephone network should be used. These may present a DC load to the network themselves (a "wet" transformer) or they may require AC coupling with a DC load provided by additional devices (a "dry" transformer). A dry transformer will generally provide higher performance and smaller size than a wet transformer. A wet transformer allows a simpler design, but must not saturate with the worst case DC current passing through it or distortion and poor performance will result.

The protection circuitry typically consists of a transient suppression device and current limiter to protect the user and the telephone network from hazardous voltages that can be present under fault conditions. The transient suppresser may be a MOV (metal oxide varistor), Sidactor (Teccor Electronics Inc.), spark gap device, or avalanche diode. Some devices clamp the transient to their specified break down voltage and others go into low impedance crowbar state. The latter require that the fault current cease before they can return to their inactive state.

Current limiting devices can consist of a resistor, Raychem PolySwitch resettable fuse, or slow blow fuse that can withstand the transient tests without permanent damage or replacement.

Ring detection circuitry is not required by the FCC, but may be required by the application. The ring detector usually consists of an optoisolator, capacitor, and resistor to present the proper AC load to the network to meet the REN (Ring Equivalency Number) regulations of FCC Part 68. The K-Series Design Manual contains detailed information on the design of a ring detect circuits as well as the other topics concerning the DAA.

DESIGN CONSIDERATIONS

Semiconductor's one-chip modem products include all basic modem functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.

Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations that should be taken into consideration when starting new designs.

CRYSTAL OSCILLATOR

The K-Series crystal oscillator requires a parallel mode (anti-resonant) crystal that operates at 11.0592 MHz. It is important that this frequency be maintained to within $\pm 0.01\%$ accuracy over all operating conditions.

In order for a parallel mode crystal to operate correctly and to specification, it must have a capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modem designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modem should be treated as a high performance analog device. A 22 μF electrolytic capacitor in parallel with a 0.1 μF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations.

To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem ICs should have both high frequency and low frequency bypassing as close to the package as possible.

MODEM PERFORMANCE CHARACTERISTICS


The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an TAS "1200" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a standard off-the-shelf modem as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.

BER VS. S/N

This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of operating conditions. Typically, a DPSK modem will exhibit better BER performance test curves receiving in the low band than in the high band.


BER VS. RECEIVE LEVEL

This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.





MECHANICAL SPECIFICATIONS

32-Lead PLCC



44-Lead TQFP







PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.





32-Lead PLCC 73K324BL-IH

44-Lead TQFP 73K324BL-IGT

ORDERING INFORMATION

PART DESCRIPTION		ORDER NUMBER	PACKAGING MARK
73K324BL	32-Lead PLCC	73K324BL-IH	73K324BL-IH
73K324BL	44-Lead TQFP	73K324BL-IGT	73K324BL-IGT

No responsibility is assumed by TDK Semiconductor Corporation for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of TDK Semiconductor Corporation. TDK Semiconductor Corporation reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

TDK Semiconductor Corporation, 2642 Michelle Dr., Tustin, CA 92780-7019, (714) 508-8800, FAX: (714) 508-8877