

STS11NF30L

N-CHANNEL 30V - 0.009Ω - 11A SO-8 LOW GATE CHARGE STripFETTM POWER MOSFET

PRELIMINARY DATA

TYPE	V _{DSS}	R _{DS(on)}	I _D
STS11NF30L	30 V	< 0.012 Ω	11 A


- TYPICAL R_{DS(on)} = $0.014 \Omega @ 5V$
- TYPICAL $Q_q = 19 \text{ nC} @ 4.5 \text{V}$
- OPTIMAL RDS(on) x Qg TRADE-OFF
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED


DESCRIPTION

This application specific Power Mosfet is the third generation of STMicroelectronics unique "Single Feature Size™ strip-based process. The resulting transistor shows the best trade-off between on-resistance and gate charge. When used as high and low side in buck regulators, it gives the best performance in terms of both conduction and switching losses. This is extremely important for motherboards where fast switching and high efficiency are of paramount importance.

APPLICATIONS

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC CONVERTERS FOR MOBILE **PCs**





ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	30	V
V_{DGR}	Drain- gate Voltage (R _{GS} = 20 kΩ)	30	V
V _{GS}	Gate-source Voltage	± 20	V
I _D	Drain Current (continuous) at Tc = 25 °C Drain Current (continuous) at T _c = 100 °C	11 7	A A
I _{DM} (•)	Drain Current (pulsed)	44	Α
P _{tot}	Total Dissipation at T _c = 25 °C	2.5	W

^(•) Pulse width limited by safe operating area

April 2000 1/6

THERMAL DATA

ſ	R _{thj-amb}	(*)Thermal Resistance Junction-ambient	50	°C/W
	Ťi	Maximum Operating Junction Temperature	150	°C
	T_{stg}	Storage Temperature	-65 to 150	°C

^(*) Mounted on FR-4 board (t ≤ 10sec)

ELECTRICAL CHARACTERISTICS ($T_{case} = 25$ ^{o}C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	30			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating$ $T_c = 125 ^{\circ}C$			1 10	μΑ μΑ
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	1			V
R _{DS(on)}	Static Drain-source On Resistance	$V_{GS} = 10 \text{ V}$ $I_{D} = 5.5 \text{ A}$ $V_{GS} = 5 \text{ V}$ $I_{D} = 5.5 \text{ A}$			0.012 0.0185	Ω
I _{D(on)}	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 \text{ V}$	11			Α

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
gfs (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 5.5 \text{ A}$		20		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}$ f = 1 MHz $V_{GS} = 0 \text{ V}$		1650 800 170		pF pF pF

2/6

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\begin{split} V_{DD} &= 15 \text{ V} & I_D = 5.5 \text{ A} \\ R_G &= 4.7 \Omega & V_{GS} = 4.5 \text{ V} \\ \text{(Resistive Load, see fig.3)} \end{split}$		47 66		ns ns
$egin{array}{c} Q_g \ Q_{gs} \ Q_{gd} \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 24 \text{ V}$ $I_{D} = 11 \text{ A}$ $V_{GS} = 4.5 \text{ V}$		19 3 10	24	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off Delay Time	$V_{DD} = 24 \text{ V} I_{D} = 5.5 \text{ A}$		34		ns
t _f	Fall Time	$R_{G} = 4.7 \Omega$ $V_{GS} = 4.5 V$		24		ns
		(Resistive Load, see fig.3)				

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)				11 44	A A
V _{SD} (*)	Forward On Voltage	$I_{SD} = 11 \text{ A} V_{GS} = 0$			1.5	V
t _{rr}	Reverse Recovery Time	$I_{SD} = 11 \text{ A}$		70		ns
Q _{rr}	Reverse Recovery	(Resistive Load, see fig.5)		105		nC
I _{RRM}	Charge Reverse Recovery Current			2.4		А

^(*) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %
(•) Pulse width limited by safe operating area

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



4/6

SO-8 MECHANICAL DATA

DIM.		mm			inch	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45	(typ.)		
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S			8 (r	max.)		



47/

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

