



# ST24LC21B, ST24LW21 ST24FC21, ST24FC21B, ST24FW21

1 Kbit (x8) Dual Mode Serial EEPROM  
for VESA PLUG & PLAY


- 1 MILLION ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- 3.6V to 5.5V or 2.5V to 5.5V SINGLE SUPPLY VOLTAGE
- HARDWARE WRITE CONTROL (ST24LW21 and ST24FW21)
- TTL SCHMITT-TRIGGER on VCLK INPUT
- 100k / 400k Hz COMPATIBILITY with the I<sup>2</sup>C BUS BIT TRANSFER RANGE
- TWO WIRE SERIAL INTERFACE I<sup>2</sup>C BUS COMPATIBLE
- I<sup>2</sup>C PAGE WRITE (up to 8 Bytes)
- I<sup>2</sup>C BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH UP PERFORMANCES
- ERROR RECOVERY MECHANISM (ST24FC21 and ST24FW21) VESA 2 COMPATIBLE

## DESCRIPTION


The ST24LC21B, ST24LW21, ST24FC21, ST24FC21B and ST24FW21 are 1K bit electrically erasable programmable memory (EEPROM), organized in 128x8 bits. In the text, products are referred as ST24xy21, where "x" is either "L" for VESA 1 or "F" for VESA 2 compatible memories and where "y" indicates the Write Control pin connection: "C" means WC on pin 7 and "W" means WC on pin 3.

**Table 1. Signal Names**

SDA	Serial Data Address Input/Output
SCL	Serial Clock (I <sup>2</sup> C mode)
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground
VCLK	Clock Transmit only mode
WC	Write Control




**Figure 1. Logic Diagram**




**Note:** WC signal is only available for ST24LW21 and ST24FW21 products.

Figure 2A. DIP Pin Connections




Warning: NC = Not Connected.

Figure 2B. SO Pin Connections




Warning: NC = Not Connected.

Figure 2C. DIP Pin Connections




Warning: NC = Not Connected. DU = Don't Use, must be left open or connected to V<sub>CC</sub> or V<sub>SS</sub>.

Figure 2D. SO Pin Connections




Warning: NC = Not Connected. DU = Don't Use, must be left open or connected to V<sub>CC</sub> or V<sub>SS</sub>.

Figure 2E. DIP Pin Connections



Warning: NC = Not Connected.

Figure 2F. SO Pin Connections



Warning: NC = Not Connected.

**Table 2. Absolute Maximum Ratings** <sup>(1)</sup>

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	-40 to 85	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
T <sub>LEAD</sub>	Lead Temperature, Soldering (SO8 package) 40 sec (PSDIP8 package) 10 sec	215 260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.3 to 6.5	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(2)</sup>	4000	V
	Electrostatic Discharge Voltage (Machine model) <sup>(3)</sup>	500	V

**Notes:** 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100pF, 1500 Ω).

3. EIAJ IC-121 (Condition C) (200pF, 0 Ω).

**Table 3A. Device Select Code (ST24LC21B, ST24LW21, ST24FC21 and ST24FW21)**

Bit	Device Code				Chip Enable			R $\bar{W}$
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select	1	0	1	0	X	X	X	R $\bar{W}$

**Note:** The MSB b7 is sent first.  
X = 0 or 1.

**Table 3B. Device Select Code (ST24FC21B)**

Bit	Device Code				Chip Enable			R $\bar{W}$
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select	1	0	1	0	0	0	0	R $\bar{W}$

**Note:** The MSB b7 is sent first.  
X = 0 or 1.

**DESCRIPTION** (cont'd)

The ST24xy21 can operate in two modes: Transmit-Only mode and I<sup>2</sup>C bidirectional mode. When powered, the device is in Transmit-Only mode with EEPROM data clocked out from the rising edge of the signal applied on VCLK.

The device will switch to the I<sup>2</sup>C bidirectional mode upon the falling edge of the signal applied on SCL pin. When in I<sup>2</sup>C mode, the ST24LC21B (or the ST24LW21) cannot switch back to the Transmit Only mode (except when the power supply is removed). For the ST24FC21, ST24FC21B (or the ST24FW21), after the falling edge of SCL, the memory enter in a transition state which allowed to

switch back to the Transmit-Only mode if no valid I<sup>2</sup>C activity is observed. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.

**Transmit Only Mode**

After a Power-up, the ST24xy21 is in the Transmit Only mode. A proper initialization sequence (see Figure 3) must supply nine clock pulses on the VCLK pin (in order to internally synchronize the device). During this initialization sequence, the SDA pin is in high impedance. On the rising edge of the tenth pulse applied on VCLK pin, the device will output the first bit of byte located at address 00h (most significant bit first).

Figure 3. Transmit Only Mode Waveforms





Table 4. I<sup>2</sup>C Operating Modes

Mode	R $\bar{W}$ bit	ST24LC21B ST24FC21 ST24FC21B VCLK	ST24LW21 ST24FW21 WC	Bytes	Initial Sequence
Current Address Read	'1'	X	X	1	START, Device Select, R $\bar{W}$ = '1'
Random Address Read	'0'	X	X	1	START, Device Select, R $\bar{W}$ = '0', Address,
	'1'	X	X		reSTART, Device Select, R $\bar{W}$ = '1'
Sequential Read	'1'	X	X	1 to 128	Similar to Current or Random Mode
Byte Write	'0'	V <sub>IH</sub>	V <sub>IH</sub>	1	START, Device Select, R $\bar{W}$ = '0'
Page Write	'0'	V <sub>IH</sub>	V <sub>IH</sub>	8	START, Device Select, R $\bar{W}$ = '0'

Note: X = V<sub>IH</sub> or V<sub>IL</sub>

Figure 4. Transition from Transmit Only (DCC1) to Bi-directional (DCC2B) Mode Waveforms



A byte is clocked out (on SDA pin) with nine clock pulses on VCLK: 8 clock pulses for the data byte and one extra clock pulse for a Don't Care bit.

As long as the SCL pin is held high, each byte of the memory array is transmitted serially on the SDA pin with an automatic address increment.

When the last byte is transmitted, the address counter will roll-over to location 00h.

### I<sup>2</sup>C Bidirectional Mode

The ST24xy21 can be switched from Transmit Only mode to I<sup>2</sup>C Bidirectional mode by applying a valid high to low transition on the SCL pin (see Figure 4).

- When the ST24LC21B (or the ST24FC21 or the ST24FC21B) is in the I<sup>2</sup>C Bidirectional mode, the VCLK input (pin 7) enables (or inhibits) the execution of any write instruction: if VCLK = 1, write instructions are executed; if VCLK = 0, write instructions are not executed.
- When the ST24LW21 (or the ST24FW21) is in the I<sup>2</sup>C Bidirectional mode, the Write Control (WC on pin 3) input enables (or inhibits) the execution of any write instruction: if WC = 1, write instructions are executed; if WC = 0, write instructions are not executed.

The ST24xy21 is compatible with the I<sup>2</sup>C standard, two wire serial interface which uses a bidirectional data bus and serial clock. The ST24xy21 carries a built-in 4 bit, unique device identification code (1010) named Device Select code corresponding to the I<sup>2</sup>C bus definition. The ST24LC21B carries a unique device identification code (1010.0000 RW)

named Device Select code corresponding to the I<sup>2</sup>C bus definition.

The ST24xy21 behaves as a slave device in the I<sup>2</sup>C protocol with all memory operations synchronized by the serial clock SCL. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 7 bits, plus one read/write bit and terminated by an acknowledge bit.

When data is written into the memory, the ST24xy21 responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it must acknowledge the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condition (see READ and WRITE descriptions in the following pages).

### Power On Reset: V<sub>CC</sub> lock out write protect

In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented. Until the V<sub>CC</sub> voltage has reached the POR threshold value, the internal reset is active, all operations are disabled and the device will not respond to any command. In the same way, when V<sub>CC</sub> drops down from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable V<sub>CC</sub> must be applied before applying any logic signal.

### Error Recovery Modes available in the ST24FC21, ST24FC21B and the ST24FW21

Figure 5. Error Recovery Mechanism Flowchart for the ST24FC21, ST24FC21B and ST24FW21 products





Figure 6. Maximum  $R_L$  Value versus Bus Capacitance ( $C_{BUS}$ ) for an I<sup>2</sup>C Bus

When the ST24FC21 (or the ST24FC21B or the ST24FW21) first switches to the I<sup>2</sup>C mode (VESA DDC2B mode), it enters a transition state which is functionally identical to I<sup>2</sup>C operation. But, if the ST24FC21 (or the ST24FC21B or the ST24FW21) does not receive a valid I<sup>2</sup>C sequence, that is a START condition followed by a valid Device Select code (1010XXX  $\overline{RW}$  for ST24FC21 and ST24FW21; 1010000  $\overline{RW}$  for ST24FC21B), within either 128 VCLK periods or a period of time of  $t_{RECOVERY}$  (approximately 2 seconds), the ST24FC21 (or the ST24FC21B or the ST24FW21) will revert to the Transmit-Only mode (VESA DDC1 mode).

If the ST24FC21 (or the ST24FC21B or the ST24FW21) decodes a valid I<sup>2</sup>C Device Select code, it will lock into I<sup>2</sup>C mode. Under this condition, signals applied on the VCLK input will not disturb READ access from the ST24FC21 (or the ST24FC21B or the ST24FW21). For WRITE access, refer to the Signal Description paragraph.

When in the transition state, the count of VCLK pulses and the internal 2 seconds timer are reset by any activity on the SCL line. This means that, after each high to low transition on SCL, the memory will re-initialise its transition state and will switch back to Transmit-Only mode only after 128 more VCLK pulses or after a new  $t_{RECOVERY}$  delay.

## SIGNAL DESCRIPTIONS

**I<sup>2</sup>C Serial Clock (SCL).** The SCL input pin is used to synchronize all data in and out of the memory. A resistor can be connected from the SCL line to  $V_{CC}$  to act as a pull up (see Figure 6).

**Serial Data (SDA).** The SDA pin is bi-directional and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to  $V_{CC}$  to act as pull up (see Figure 6).

**Transmit Only Clock (VCLK).** The VCLK input pin is used to synchronize data out when the ST24xy21 is in Transmit Only mode.

For the ST24LC21B and the ST24FC21 or ST24FC21B Only, the VCLK offers also a Write Enable (active high) function when the ST24LC21B and the ST24FC21 or ST24FC21B are in I<sup>2</sup>C bi-directional mode.

**Write Control (WC).** An hardware Write Control feature (WC) is offered only on ST24LW21 and ST24FW21 on pin 3. This feature is useful to protect the contents of the memory from any erroneous erase/write cycle. The Write Control signal is used to enable ( $WC = V_{IL}$ ) or disable ( $WC = V_{IH}$ ) the internal write protection. When unconnected, the WC input is internally tied to  $V_{SS}$  by a 100k ohm pull-down resistor and the memory is write protected.

## DEVICE OPERATION

## ST24LC21B, ST24LW21, ST24FC21, ST24FC21B, ST24FW21

**Table 5. Input Parameters** <sup>(1)</sup> ( $T_A = 25\text{ }^\circ\text{C}$ ,  $f = 100\text{ kHz}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$C_{IN}$	Input Capacitance (SDA)			8	pF
$C_{IN}$	Input Capacitance (other pins)			6	pF
$t_{LP}$	Low-pass filter input time constant (SDA and SCL)		200	500	ns

**Note:** 1. Sampled only, not 100% tested.

**Table 6A. DC Characteristics (ST24LC21B, ST24LW21, ST24FC21 and ST24FW21)**  
( $T_A = -40\text{ to }85\text{ }^\circ\text{C}$ ;  $V_{CC} = 3.6\text{V to }5.5\text{V}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$I_{LI}$	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		$\pm 2$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$ SDA in Hi-Z		$\pm 2$	$\mu\text{A}$
$I_{CC}$	Supply Current	$V_{CC} = 5V$ , $f_c = 400\text{kHz}$ (Rise/Fall time < 10ns)		2	mA
	Supply Current	$V_{CC} = 3.6V$ , $f_c = 400\text{kHz}$		1	mA
$I_{CC1}$	Supply Current (Standby)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$ , $f_c = 0$		100	$\mu\text{A}$
		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$ , $f_c = 400\text{kHz}$		300	$\mu\text{A}$
$I_{CC2}$	Supply Current (Standby)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 3.6V$ , $f_c = 0$		30	$\mu\text{A}$
		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 3.6V$ , $f_c = 400\text{kHz}$		100	$\mu\text{A}$
$V_{IL}$	Input Low Voltage (SCL, SDA, WC)		-0.3	$0.3 V_{CC}$	V
$V_{IH}$	Input High Voltage (SCL, SDA, WC)		$0.7 V_{CC}$	$V_{CC} + 1$	V
$V_P$	High Level Threshold Voltage (Schmitt Trigger on VLCK)	$V_{CC} = 5.5V$	1.4	2.1	V
		$V_{CC} = 4.5V$	1.2	1.9	V
		$V_{CC} = 3.6V$	1	1.7	V
$V_N$	Low Level Threshold Voltage (Schmitt Trigger on VLCK)	$V_{CC} = 5.5V$	0.6	1.4	V
		$V_{CC} = 4.5V$	0.5	1.2	V
		$V_{CC} = 3.6V$	0.4	1	V
$V_H$	Hysteresis Voltage (Schmitt Trigger on VLCK)	$V_{CC} = 5.5V$	0.4	1.5	V
		$V_{CC} = 4.5V$	0.4	1.4	V
		$V_{CC} = 3.6V$	0.35	1.3	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 3\text{mA}$ , $V_{CC} = 3.6V$		0.4	V
		$I_{OL} = 6\text{mA}$ , $V_{CC} = 5V$		0.6	V



**Table 6B. DC Characteristics (ST24FC21B)**  
 (T<sub>A</sub> = -40 to 85 °C; V<sub>CC</sub> = 2.5 to 5.5V)

Symbol	Parameter	Test Condition	Min <sup>(1)</sup>	Max <sup>(1)</sup>	Unit
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±2	μA
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> SDA in Hi-Z		±2	μA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5V, f <sub>C</sub> = 400kHz (Rise/Fall time < 10ns)		2	mA
	Supply Current	V <sub>CC</sub> = 2.5V, f <sub>C</sub> = 400kHz		1	mA
I <sub>CC1</sub>	Supply Current (Standby)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 5V, f <sub>C</sub> = 0		100	μA
		V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 5V, f <sub>C</sub> = 400kHz		300	μA
I <sub>CC2</sub>	Supply Current (Standby)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 2.5V, f <sub>C</sub> = 0		30	μA
		V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 2.5V, f <sub>C</sub> = 400kHz		100	μA
V <sub>IL</sub>	Input Low Voltage (SCL, SDA, WC)		-0.3	0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High Voltage (SCL, SDA, WC)		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 1	V
V <sub>P</sub>	High Level Threshold Voltage (Schmitt Trigger on VLCK)	V <sub>CC</sub> = 5.0V	1.2	1.9	V
		V <sub>CC</sub> = 2.5V	0.8	1.4	V
V <sub>N</sub>	Low Level Threshold Voltage (Schmitt Trigger on VLCK)	V <sub>CC</sub> = 5.0V	0.6	1.7	V
		V <sub>CC</sub> = 2.5V	0.5	1.1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 2.5V		0.4	V
		I <sub>OL</sub> = 6mA, V <sub>CC</sub> = 5V		0.6	V

Note 1: Preliminary results.

**Table 7. AC Characteristics, I<sup>2</sup>C Bidirectional Mode for Clock Frequency = 400kHz**  
 (T<sub>A</sub> = -40 to 85 °C; V<sub>CC</sub> = 3.6 to 5.5V or V<sub>CC</sub> = 2.5 to 5.5V)

Symbol	Alt	Parameter	Min	Max	Unit
t <sub>CH1CH2</sub> <sup>(1)</sup>	t <sub>R</sub>	Clock Rise Time		300	ns
t <sub>CL1CL2</sub> <sup>(1)</sup>	t <sub>F</sub>	Clock Fall Time		300	ns
t <sub>DH1DH2</sub> <sup>(1)</sup>	t <sub>R</sub>	SDA Rise Time	20	300	ns
t <sub>DL1DL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA Fall Time	20	300	ns
t <sub>CHDX</sub> <sup>(2)</sup>	t <sub>SU:STA</sub>	Clock High to Input Transition	600		ns
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock Pulse Width High	600		ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Input Low to Clock Low (START)	600		ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition	0		μs
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock Pulse Width Low	1.3		μs
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	100		ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Clock High to Input High (STOP)	600		ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	1.3		μs
t <sub>CLQV</sub>	t <sub>AA</sub>	Clock Low to Data Out Valid	200	900	ns
t <sub>CLQX</sub>	t <sub>DH</sub>	Clock Low to Data Out Transition	200		ns
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		400	kHz
t <sub>w</sub>	t <sub>wR</sub>	Write Time		10	ms

Notes: 1. Sampled only, not 100% tested.  
 2. For a reSTART condition, or following a write cycle.

### I<sup>2</sup>C Bus Background

The ST24xy21 supports the I<sup>2</sup>C protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The ST24xy21 are always slave devices in all communications.

**Start Condition.** START is identified by a high to low transition of the SDA line while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the ST24xy21 continuously monitor the SDA and SCL signals for a START condition and will not respond unless one is given.

The ST24LC21B, ST24LW21, ST24FC21 and ST24FW21 are not executing a START condition if this START condition happens at any time inside a byte. The ST24FC21B executes a START condition when this START condition happens at any time inside a byte.

**Stop Condition.** STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the ST24xy21 and the bus master. A STOP condition at the end of a Read command (after the No ACK) forces the standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

The ST24LC21B, ST24LW21, ST24FC21 and ST24FW21 are not executing a STOP condition if this STOP condition happens at any time inside a byte. The ST24FC21B executes a STOP condition when this STOP condition happens at any time inside a byte.

**Acknowledge Bit (ACK).** An acknowledge signal is used to indicate a successful data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse period the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bits of data.

**Data Input.** During data input, the ST24xy21 sample the SDA bus signal on the rising edge of the clock SCL. Note that for correct device operation

**Table 8. AC Characteristics, I<sup>2</sup>C Bidirectional Mode for Clock Frequency = 100kHz**  
(T<sub>A</sub> = -40 to 85 °C; V<sub>CC</sub> = 3.6V to 5.5V)

Symbol	Alt	Parameter	Min	Max	Unit
t <sub>CH1CH2</sub>	t <sub>R</sub>	Clock Rise Time		1	μs
t <sub>CL1CL2</sub>	t <sub>F</sub>	Clock Fall Time		300	ns
t <sub>DH1DH2</sub>	t <sub>R</sub>	Input Rise Time		1	μs
t <sub>DL1DL1</sub>	t <sub>F</sub>	Input Fall Time		300	ns
t <sub>CHDX</sub> <sup>(1)</sup>	t <sub>SU:STA</sub>	Clock High to Input Transition	4.7		μs
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock Pulse Width High	4		μs
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Input Low to Clock Low (START)	4		μs
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Clock Low to Input Transition	0		μs
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock Pulse Width Low	4.7		μs
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Input Transition to Clock Transition	250		ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Clock High to Input High (STOP)	4.7		μs
t <sub>DHDL</sub>	t <sub>BUF</sub>	Input High to Input Low (Bus Free)	4.7		μs
t <sub>CLQV</sub> <sup>(2)</sup>	t <sub>AA</sub>	Clock Low to Next Data Out Valid	0.2	3.5	μs
t <sub>CLQX</sub>	t <sub>DH</sub>	Data Out Hold Time	200		ns
f <sub>C</sub>	f <sub>SCL</sub>	Clock Frequency		100	kHz
t <sub>W</sub>	t <sub>WR</sub>	Write Time		10	ms

**Notes:** 1. For a reSTART condition, or following a write cycle.

2. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP conditions.


**Table 9. AC Characteristics, Transmit-only Mode**  
(T<sub>A</sub> = -40 to 85 °C; V<sub>CC</sub> = 3.6V to 5.5V)

Symbol	Alt	Parameter	Min	Max	Unit
t <sub>VCHQX</sub>	t <sub>VAA</sub>	Output Valid from VCLK		500	ns
t <sub>VCHVCL</sub>	t <sub>VHIGH</sub>	VCLK High Time	600		ns
t <sub>VCLVCH</sub>	t <sub>VLOW</sub>	VCLK Low Time	1.3		μs
t <sub>CLQZ</sub>	t <sub>VHZ</sub>	Mode Transition Time		500	ns
t <sub>VPU</sub> <sup>(1,2)</sup>		Transmit-only Power-up Time	0		ns
t <sub>VH1VH2</sub> <sup>(2)</sup>	t <sub>R</sub>	VCLK Rise Time		1	μs
t <sub>VL1VL2</sub> <sup>(2)</sup>	t <sub>F</sub>	VCLK Fall Time		1	μs
t <sub>RECOVERY</sub> <sup>(2)</sup>		Recovery Time	1.5	3.5	sec

**Notes:** 1. Refer to Figure 3.

2. Sampled only, not 100% tested.


Figure 7. AC Waveforms



**Table 10. AC Measurement Conditions**

Input Rise and Fall Times	≤ 50ns
Input Pulse Voltages SDA, SCL	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>
Input Pulse Voltages V <sub>CLK</sub>	0.4V to 2.4V
Input and Output Timing Ref. Voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>

**Figure 8. AC Testing Input Output Waveforms**



**Figure 9. I<sup>2</sup>C Bus Protocol**





Figure 10. Write Cycle Polling using ACK



the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.

**Memory Addressing.** To start communication between the bus master and the slave ST24xy21, the master must initiate a START condition. Following this, the master sends onto the SDA bus line 8 bits (MSB first) corresponding to the Device Select code (7 bits) and a READ or WRITE bit. The 4 most significant bits of the Device Select code are the device type identifier, corresponding to the I<sup>2</sup>C bus definition. For these memories the 4 bits are fixed as 1010b. The 8th bit sent is the read or write bit (RW), this bit is set to '1' for read and '0' for write operations. If a match is found, the corresponding

memory will acknowledge the identification on the SDA bus during the 9th bit time.


**Write Operations**

Following a START condition the master sends a Device Select code with the  $\overline{RW}$  bit set to '0'. The memory acknowledges this and waits for a byte address. After receipt of the byte address the device again responds with an acknowledge.

In I<sup>2</sup>C bidirectional mode, any write command with VCLK=0 (for the ST24LC21B and ST24FC21, ST24FC21B) or with WC=0 (for the ST24LW21 and ST24FW21) will not modify data and will be acknowledged on data bytes, as shown in Figure 12.

**Byte Write.** In the Byte Write mode the master sends one data byte, which is acknowledged by the

Figure 11. Write Modes Sequence



memory. The master then terminates the transfer by generating a STOP condition.

**Page Write.** The Page Write mode allows up to 8 bytes to be written in a single write cycle, provided that they are all located in the same 'row' in the memory: that is the most significant memory address bits are the same. The master sends from one up to 8 bytes of data, which are each acknowledged by the memory.

After each byte is transferred, the internal byte address counter (3 least significant bits only) is incremented. The transfer is terminated by the master generating a STOP condition. Care must be taken to avoid address counter 'roll-over' which could result in data being overwritten. Note that, for any write mode, the generation by the master of the


STOP condition starts the internal memory program cycle. All inputs are disabled until the completion of this cycle and the memory will not respond to any request.

**Minimizing System Delays by Polling On ACK.**

During the internal write cycle, the memory disconnects itself from the bus in order to copy the data from the internal latches to the memory cells. The maximum value of the write time ( $t_W$ ) is given in the AC Characteristics table, since the typical time is shorter, the time seen by the system may be reduced by an ACK polling sequence issued by the master. The sequence is as follows:

- Initial condition: a Write is in progress (see Figure 10).

Figure 12. Inhibited Write when VCLK/WC = 0



- Step 1: the Master issues a START condition followed by a Device Select byte (1st byte of the new instruction).
- Step 2: if the memory is busy with the internal write cycle, no ACK will be returned and the master goes back to Step 1. If the memory has terminated the internal write cycle, it will respond with an ACK, indicating that the memory is ready to receive the second part of the instruction (the first byte of this instruction was already sent during Step 1).

**Read Operations**

On delivery, the memory content is set at all "1's" (or FFh).

**Current Address Read.** The memory has an internal byte address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends the Device Select code with the RW bit set to '1'. The memory acknowledges this and outputs the data byte addressed by the internal byte address counter. This counter is then incremented. The master must NOT acknowledge the data byte output and terminates the transfer with a STOP condition.

**Random Address Read.** A dummy write is performed to load the address into the address counter, see Figure 14. This is followed by a Re-START condition send by the master and the Device Select code is repeated with the RW bit set to '1'. The memory acknowledges this and outputs the addressed data byte. The master must NOT acknowledge the data byte output and terminates the transfer with a STOP condition.


**Sequential Read.** This mode can be initiated with either a Current Address Read or a Random Address Read. However, in this case the master DOES acknowledge the data byte output and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the master must NOT acknowledge the last data byte output, and MUST generate a STOP condition.

The output data is from consecutive byte addresses, with the internal byte address counter automatically incremented after each byte output. After a count of the last memory address, the address counter will 'roll-over' and the memory will continue to output data.

**Acknowledge in Read Mode.** In all read modes the ST24xy21 wait for an acknowledge during the 9th bit time. If the master does not pull the SDA line



Figure 13. Recommended Schematic for VESA 2.0 Specification



low during this time, the ST24xy21 terminate the data transfer and switches to a standby state.


#### NOTE CONCERNING THE POWER SUPPLY VOLTAGE IN THE VESA 2.0 SPECIFICATION

According to the VESA 2.0 specification, the ST24xy21 can be supplied by either the MONITOR or by the HOST (using +5V on the VGA cable pin 9) power supply. The easiest way to implement this is to use 2 diodes as described in the following

schematic. The ST24xy21 supply voltage will be decreased by 0.6V, which is the diode forward voltage drop, and will be below 4.5V. Nevertheless, the ST24xy21 remains operational and no input will be damaged if the applied voltage on any input complies with the Absolute Maximum Ratings values.


Under this condition, the threshold voltage of the Schmitt-Trigger (pin 7) will be decreased (as in Table 6).

Figure 14. Read Modes Sequence



**Note:** \* The 7 Most Significant bits of DEV SEL bytes of a Random Read (1st byte and 3rd byte) must be identical.

ORDERING INFORMATION SCHEME




Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame**

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		3.90	5.90		0.154	0.232
A1		0.49	–		0.019	–
A2		3.30	5.30		0.130	0.209
B		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
C		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
E	7.62	–	–	0.300	–	–
E1		6.00	6.70		0.236	0.264
e1	2.54	–	–	0.100	–	–
eA		7.80	–		0.307	–
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N		8			8	

PSDIP8




PSDIP-a

Drawing is not to scale.

**SO8 - 8 lead Plastic Small Outline, 150 mils body width**

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
B		0.33	0.51		0.013	0.020
C		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
e	1.27	–	–	0.050	–	–
H		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
$\alpha$		0°	8°		0°	8°
N	8			8		
CP			0.10			0.004

SO8



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners

Purchase of I<sup>2</sup>C Components by STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - United States

<http://www.st.com>