

M95512-W M95512-R

512Kbit Serial SPI Bus EEPROM With High Speed Clock

FEATURES SUMMARY

- Compatible with SPI Bus Serial Interface (Positive Clock SPI Modes)
- Single Supply Voltage:
 - 2.5 to 5.5V for M95512-W
 - 1.8 to 5.5V for M95512-R
- High Speed
 - 10MHz Clock Rate
 - 5ms Write Time
- Status Register
- Hardware Protection of the Status Register
- BYTE and PAGE WRITE (up to 128 Bytes)
- Self-Timed Programming Cycle
- Adjustable Size Read-Only EEPROM Area
- Enhanced ESD Protection
- More than 100,000 Erase/Write Cycles
- More than 40-Year Data Retention




Table 1. Product List

Reference	Part Number
M95512	M95512-W
	M95512-R

TABLE OF CONTENTS

FEATURES SUMMARY1	ĺ
Table 1. Product List Product List Product List	
Figure 1. Packages	ĺ
SUMMARY DESCRIPTION	5
Figure 2. Logic Diagram	
Figure 3. SO and TSSOP Connections	
Table 2. Signal Names	
SIGNAL DESCRIPTION	
Serial Data Output (Q)	
Serial Data Input (D)	
Serial Clock (C)	
Chip Select (S)	
Hold (HOLD)	
Write Protect (W))
CONNECTING TO THE SPI BUS	7
Figure 4. Bus Master and Memory Devices on the SPI Bus	7
SPI Modes	
Figure 5. SPI Modes Supported	
OPERATING FEATURES	
OPERATING FEATURES	
Power-up))
Power-up))
Power-up 9 Power On Reset 9 Power-down 9 Active Power and Standby Power Modes 9)))
Power-up)))
Power-up 9 Power On Reset 9 Power-down 9 Active Power and Standby Power Modes 9	\mathbf{i}
Power-up 9 Power On Reset 9 Power-down 9 Active Power and Standby Power Modes 9 Hold Condition 9 Figure 6. Hold Condition Activation 9 Status Register 10	
Power-up 9 Power On Reset 9 Power-down 9 Active Power and Standby Power Modes 9 Hold Condition 9 Figure 6. Hold Condition Activation 9	
Power-up 9 Power On Reset 9 Power-down 9 Active Power and Standby Power Modes 9 Hold Condition 9 Figure 6. Hold Condition Activation 9 Status Register 10	
Power-up9Power On Reset9Power-down9Active Power and Standby Power Modes9Hold Condition9Figure 6. Hold Condition Activation9Status Register10WIP bit10WEL bit10BP1, BP0 bits10	
Power-up 9 Power On Reset 9 Power-down 9 Active Power and Standby Power Modes 9 Hold Condition 9 Figure 6. Hold Condition Activation. 9 Status Register 10 WIP bit 10 WEL bit 10 BP1, BP0 bits 10 SRWD bit 10	
Power-up9Power On Reset.9Power-down9Active Power and Standby Power Modes9Hold Condition.9Figure 6. Hold Condition Activation.9Status Register10WIP bit.10WEL bit10BP1, BP0 bits10SRWD bit.10Table 3. Status Register Format10	
Power-up9Power On Reset.9Power-down9Active Power and Standby Power Modes9Hold Condition.9Figure 6. Hold Condition Activation.9Status Register10WIP bit.10WIP bit.10WEL bit10SRWD bit.10Table 3. Status Register Format10Data Protection and Protocol Control10	
Power-up9Power On Reset.9Power-down9Active Power and Standby Power Modes9Hold Condition.9Figure 6. Hold Condition Activation.9Status Register10WIP bit.10WEL bit10BP1, BP0 bits10SRWD bit.10Table 3. Status Register Format10	
Power-up9Power On Reset.9Power-down9Active Power and Standby Power Modes9Hold Condition.9Figure 6. Hold Condition Activation.9Status Register10WIP bit.10WIP bit.10WEL bit10SRWD bit.10Table 3. Status Register Format10Data Protection and Protocol Control10	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Power-up9Power On Reset9Power-down9Active Power and Standby Power Modes9Hold Condition9Figure 6. Hold Condition Activation9Status Register10WIP bit10WEL bit10BP1, BP0 bits10SRWD bit10Table 3. Status Register Format10Data Protection and Protocol Control10Table 4. Write-Protected Block Size10	I
Power-up9Power On Reset9Power-down9Active Power and Standby Power Modes9Hold Condition9Figure 6. Hold Condition Activation9Status Register10WIP bit10WEL bit10BP1, BP0 bits10SRWD bit10Table 3. Status Register Format10Data Protection and Protocol Control10Table 4. Write-Protected Block Size10MEMORY ORGANIZATION11Figure 7. Block Diagram11	
Power-up9Power On Reset9Power-down9Active Power and Standby Power Modes9Hold Condition9Figure 6. Hold Condition Activation.9Status Register10WIP bit.10WEL bit10BP1, BP0 bits10SRWD bit.10Table 3. Status Register Format10Data Protection and Protocol Control10Table 4. Write-Protected Block Size10MEMORY ORGANIZATION11	9 9 9 9 9 1 1 1 2

Write Enable (WREN)	13
Figure 8. Write Enable (WREN) Sequence.	13
Write Disable (WRDI)	13
Figure 9. Write Disable (WRDI) Sequence	13
Read Status Register (RDSR)	14
WIP bit	
WEL bit	
BP1, BP0 bits	
SRWD bit	
Figure 10.Read Status Register (RDSR) Sequence	
Write Status Register (WRSR)	
Figure 11.Write Status Register (WRSR) Sequence	
Table 6. Protection Modes.	
Read from Memory Array (READ)	
Figure 12.Read from Memory Array (READ) Sequence	
Figure 13.Byte Write (WRITE) Sequence	
Figure 14.Page Write (WRITE) Sequence	19
POWER-UP AND DELIVERY STATE	19
Power-up State	-
Initial Delivery State	
	19
MAXIMUM RATING	20
Table 7. Absolute Maximum Ratings	20
DC AND AC PARAMETERS	21
Table 8. Operating Conditions (M95512-W)	21
Table 9. Operating Conditions (M95512-R)	
Table 10. AC Measurement Conditions.	
Figure 15.AC Measurement I/O Waveform	21
Table 11. Capacitance.	21
Table 12. DC Characteristics (M95512-W, Device Grade 6).	22
Table 13. DC Characteristics (M95512-R).	22
Table 14. AC Characteristics (M95512-W, Device Grade 6)	23
Table 15. AC Characteristics (M95512-R)	24
Figure 16.Serial Input Timing	25
Figure 17.Hold Timing	25
Figure 18.Output Timing	26
	07
PACKAGE MECHANICAL	
Figure 19.SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width, Package Outline	27
Table 16. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width,	~-
Package Mechanical Data	
Figure 20.TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline Table 17. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data	

M95512-W, M95512-R

PART NUMBERING	29
Table 18. Ordering Information Scheme ⁽¹⁾	29
REVISION HISTORY	30
Table 19. Document Revision History	30

SUMMARY DESCRIPTION

These electrically erasable programmable memory (EEPROM) devices are accessed by a high speed SPI-compatible bus. The memory array is organized as 65536 x 8 bit.

The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and Q, as shown in Table 2. and Figure 2.

The device is selected when Chip Select (\overline{S}) is taken Low. Communications with the device can be interrupted using Hold (HOLD).

Figure 2. Logic Diagram





Figure 3. SO and TSSOP Connections



Note: See PACKAGE MECHANICAL section for package dimensions, and how to identify pin-1.

Table 2. Signal Names

·	
С	Serial Clock
D	Serial Data Input
Q	Serial Data Output
S	Chip Select
W	Write Protect
HOLD	Hold
V _{CC}	Supply Voltage
V _{SS}	Ground

A7/

SIGNAL DESCRIPTION

During all operations, V_{CC} must be held stable and within the specified valid range: $V_{CC}(min)$ to $V_{CC}(max)$.

All of the input and output signals must be held High or Low (according to voltages of V_{IH} , V_{OH} , V_{IL} or V_{OL} , as specified in Table 13.). These signals are described next.

Serial Data Output (Q). This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).

Serial Data Input (D). This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).

Serial Clock (C). This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).

Chip Select (\overline{S}) . When this input signal is High, the device is deselected and Serial Data Output

(Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Standby Power mode. Driving Chip Select $\overline{(S)}$ Low selects the device, placing it in the Active Power mode.

After Power-up, a falling edge on Chip Select (\overline{S}) is required prior to the start of any instruction.

Hold (HOLD). The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To start the Hold condition, the device must be selected, with Chip Select (\overline{S}) driven Low.

Write Protect (\overline{W}). The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register).

This pin must be driven either High or Low, and must be stable during all write instructions.

Á7/

CONNECTING TO THE SPI BUS


These devices are fully compatible with the SPI protocol.


All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select (\overline{S}) goes Low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output

(Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.

Figure 4. shows three devices, connected to an MCU, on a SPI bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, all the others being high impedance.





Note: The Write Protect (\overline{W}) and Hold (\overline{HOLD}) signals should be driven, High or Low as appropriate.

SPI Modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:

- CPOL=0, CPHA=0
- CPOL=1, CPHA=1


For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data

Figure 5. SPI Modes Supported

is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in Figure 5., is the clock polarity when the bus master is in Stand-by mode and not transferring data:

- C remains at 0 for (CPOL=0, CPHA=0)
- C remains at 1 for (CPOL=1, CPHA=1)



OPERATING FEATURES

Power-up

When the power supply is turned on, V_{CC} rises from V_{SS} to $V_{CC}.$

During this time, the Chip Select (\overline{S}) must be allowed to follow the V_{CC} voltage. It must not be allowed to float, but should be connected to V_{CC} via a suitable pull-up resistor.

As a built in safety feature, Chip Select (\overline{S}) is edge sensitive as well as level sensitive. After Powerup, the device does not become selected until a falling edge has first been detected on Chip Select (\overline{S}) . This ensures that Chip Select (\overline{S}) must have been High, prior to going Low to start the first operation.

Power On Reset

In order to prevent inadvertent Write operations during Power-up, a Power On Reset (POR) circuit is included. At Power-up, the device will not respond to any instruction until the VCC has reached the Power On Reset threshold voltage (this threshold is lower than the VCC min operating voltage defined in Table 8. and Table 9.). In the same way, as soon as VCC drops from the normal operating voltage to below the Power On Reset threshold voltage, the device stops responding to any instruction sent to it.

Prior to selecting and issuing instructions to the memory, a valid and stable VCC voltage must be applied. This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t_W) .

Power-down

At Power-down, the device must be deselected. Chip Select (\overline{S}) should be allowed to follow the voltage applied on V_{CC}.

Active Power and Standby Power Modes

When Chip Select (\overline{S}) is Low, the device is selected, and in the Active Power mode. The device consumes I_{CC}, as specified in Table 13.

When Chip Select (\overline{S}) is High, the device is deselected. If an Erase/Write cycle is not currently in progress, the device then goes in to the Standby Power mode, and the device consumption drops to I_{CC1} .

Hold Condition

The Hold $(\overline{\text{HOLD}})$ signal is used to pause any serial communications with the device without resetting the clocking sequence.

During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.

To enter the Hold condition, the device must be selected, with Chip Select (\overline{S}) Low.

Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.

The Hold condition starts when the Hold (HOLD) signal is driven Low at the same time as Serial Clock (C) already being Low (as shown in Figure 6.).

The Hold condition ends when the Hold (HOLD) signal is driven High at the same time as Serial Clock (C) already being Low.

Figure 6. also shows what happens if the rising and falling edges are not timed to coincide with Serial Clock (C) being Low.




Figure 6. Hold Condition Activation

Status Register

Figure 7. shows the position of the Status Register in the control logic of the device. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions.


WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions.

SRWD bit. The Status Register Write Disable (SRWD) bit is <u>op</u>erated in conjunction with the Write Protect (\overline{W}) signal. The Status Register Write Disable (SRWD) bit and Write Protect (\overline{W}) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits.

Table 3. Status Register Format



Write In Progress Bit

Data Protection and Protocol Control

Non-volatile memory devices can be used in environments that are particularly noisy, and within applications that could experience problems if memory bytes are corrupted. Consequently, the

device features the following data protection mechanisms:

- Write and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
 - Power-up
 - Write Disable (WRDI) instruction completion
 - Write Status Register (WRSR) instruction completion
 - Write (WRITE) instruction completion
- The Block Protect (BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect (W) signal allows the Block Protect (BP1, BP0) bits to be protected. This is the Hardware Protected Mode (HPM).

For any instruction to be accepted, and executed, Chip Select (\overline{S}) must be driven High after the rising edge of Serial Clock (C) for the last bit of the instruction, and before the next rising edge of Serial Clock (C).

Two points need to be noted in the previous sentence:

- The 'last bit of the instruction' can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for Read Status Register (RDSR) and Read (READ) instructions).
- The 'next rising edge of Serial Clock (C)' might (or might not) be the next bus transaction for some other device on the SPI bus.


Á7/

Status Reg	gister Bits	Protected Block	Array Addresses Protected
BP1	BP0		Array Addresses Protected
0	0	none	none
0	1	Upper quarter	C000h - FFFFh
1	0	Upper half	8000h - FFFFh
1	1	Whole memory	0000h - FFFFh

MEMORY ORGANIZATION

The memory is organized as shown in Figure 7.

Figure 7. Block Diagram



INSTRUCTIONS

Each instruction starts with a single-byte code, as summarized in Table 5..

If an invalid instruction is sent (one not contained in Table 5.), the device automatically deselects itself.

Table 5. Instruction Set

Instruc tion	Description	Instruction Format
WREN	Write Enable	0000 0110
WRDI	Write Disable	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read from Memory Array	0000 0011
WRITE	Write to Memory Array	0000 0010



Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device. As shown in Figure 8., to send this instruction to the device, Chip Select (\overline{S}) is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select (\overline{S}) being driven High.




Figure 8. Write Enable (WREN) Sequence

Write Disable (WRDI)

57

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device.

As shown in Figure 9., to send this instruction to the device, Chip Select (\overline{S}) is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip Select (\overline{S}) being driven High.

The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.

Figure 9. Write Disable (WRDI) Sequence

Read Status Register (RDSR)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 10..

The status and control bits of the Status Register are as follows:


WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted. **BP1, BP0 bits.** The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Write (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.

SRWD bit. The Status Register Write Disable (SRWD) bit is <u>operated</u> in conjunction with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1, and Write Protect (W) is driven Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

Á7/





14/31

Write Status Register (WRSR)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (\overline{S}) Low, followed by the instruction code and the data byte on Serial Data Input (D).

The instruction sequence is shown in Figure 11..

The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the Status Register. b6, b5 and b4 are always read as 0. Chip Select (\overline{S}) must be driven High after the rising edge of Serial Clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (\overline{S}) is driven High, the selftimed Write Status Register cycle (whose duration is t_W) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.




Figure 11. Write Status Register (WRSR) Sequence

W	SRWD		Write Protection of the	Memory Content	
Signal	Bit	Mode	Status Register	Protected Area ⁽¹⁾	Unprotected Area ⁽¹⁾
1	0		Status Register is Writable	VREN instruction the WEL bit) Write Protected R	
0	0	Software Protected	(if the WREN instruction has set the WEL bit)		Ready to accept Write instructions
1	1	(SPM)	The values in the BP1 and BP0 bits can be changed	Instructions	
0	1	Hardware Protected (HPM)	Status Register is Hardware write protected The values in the BP1 and BP0 bits cannot be changed	Write Protected	Ready to accept Write instructions

Table 6. Protection Modes

Note: 1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in Table 6..

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3..

The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect (\overline{W}) signal. The Status Register Write Disable (SRWD) bit and Write Protect (\overline{W}) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.

The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0) bits are frozen at their current values from just before the start of the execution of Write Status Register (WRSR) instruction. The new, updated, values take effect at the moment of completion of the execution of Write Status Register (WRSR) instruction.

The protection features of the device are summarized in Table 4..

When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of the whether Write Protect (W) is driven High or Low.

When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases

need to be considered, depending on the state of Write Protect (\overline{W}) :

- If Write Protect (W) is driven High, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction.
- If Write Protect (W) is driven Low, it is not possible to write to the Status Register even if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction. (Attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP1, BP0) bits of the Status Register, are also hardware protected against data modification.

Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered:

- by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (W) Low
- or by driving Write Protect (W) Low after setting the Status Register Write Disable (SRWD) bit.

The only way to exit the Hardware Protected Mode (HPM) once entered is to pull Write Protect (\overline{W}) High.

If Write Protect (\overline{W}) is permanently tied High, the Hardware Protected Mode (HPM) can never be activated, and only the Software Protected Mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used.

Á7/

Read from Memory Array (READ)

A7

As shown in Figure 12., to send this instruction to the device, Chip Select (\overline{S}) is first driven Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).


If Chip Select (\overline{S}) continues to be driven Low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.

The Read cycle is terminated by driving Chip Select (\overline{S}) High. The rising edge of the Chip Select (\overline{S}) signal can occur at any time during the cycle.

The first byte addressed can be any byte within any page.

The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.



17/31

Write to Memory Array (WRITE)

As shown in Figure 13., to send this instruction to the device, Chip Select (\overline{S}) is first driven Low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D).

The instruction is terminated by driving Chip Select (\overline{S}) High at a byte boundary of the input data. In the case of Figure 13., this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. The self-timed Write cycle starts, and continues for a period t_{WC} (as specified in Table 15.), at the end of which the Write in Progress (WIP) bit is reset to 0.

If, though, Chip Select (\overline{S}) continues to be driven Low, as shown in Figure 14., the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle. Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data. (The page size of these devices is 128 bytes).

The instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write cycle is already in progress
- if the device has not been deselected, by Chip Select (S) being driven High, at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in)
- if the addressed page is in the region protected by the Block Protect (BP1 and BP0) bits.

Á7/





Figure 13. Byte Write (WRITE) Sequence

Figure 14. Page Write (WRITE) Sequence



POWER-UP AND DELIVERY STATE

Power-up State

After Power-up, the device is in the following state:

- Standby Power mode
- Deselected (after Power-<u>up</u>, a falling edge is required on Chip Select (S) before any instructions can be started).
- Not in the Hold Condition
- Write Enable Latch (WEL) is reset to 0
- Write In Progress (WIP) is reset to 0

The SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous powerdown (they are non-volatile bits).

Initial Delivery State

The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.

<u>____</u>

MAXIMUM RATING

Stressing the device outside the ratings listed in Table 7. may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Min.	Max.	Unit
T _A	Ambient Operating Temperature	-40	125	°C
T _{STG}	Storage Temperature	-65	150	°C
T _{LEAD}	Lead Temperature during Soldering	See note ⁽¹⁾		°C
Vo	Output Voltage	-0.50	V _{CC} +0.6	V
VI	Input Voltage	-0.50	6.5	V
V _{CC}	Supply Voltage	-0.50	6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) ²	-4000	4000	V

Table 7. Absolute Maximum Ratings

Note: 1. Compliant with JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK[®] 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU

2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500Ω, R2=500Ω)



DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 8. Operating Conditions (M95512-W)

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	2.5	5.5	V
T _A	Ambient Operating Temperature (Device Grade 6)	-40	85	°C

Table 9. Operating Conditions (M95512-R)

Symbol	Parameter ¹	Min.	Max.	Unit
V _{CC}	Supply Voltage	1.8	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Note: 1. This product is under development. For more information, please contact your nearest ST sales office.

Table 10. AC Measurement Conditions

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	00	pF	
	Input Rise and Fall Times		50	ns
	Input Pulse Voltages	0.2V _{CC} t	V	
	Input and Output Timing Reference Voltages	0.3V _{CC} t	V	

Note: 1. Output Hi-Z is defined as the point where data out is no longer driven.

Figure 15. AC Measurement I/O Waveform




Table 11. Capacitance

Symbol	Parameter	Test Condition	Min.	Max.	Unit
C _{OUT}	Output Capacitance (Q)	$V_{OUT} = 0V$		8	pF
C _{IN}	Input Capacitance (D)	$V_{IN} = 0V$		8	pF
	Input Capacitance (other pins)	$V_{IN} = 0V$		6	pF

Note: Sampled only, not 100% tested, at $T_A\!=\!25^\circ\!C$ and a frequency of 5 MHz.

M95512-W, M95512-R

Symbol	Parameter	Test Condition (in addition to those in Table 8.)	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
ILI	Input Leakage Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I _{LO}	Output Leakage Current	$\overline{S} = V_{CC}$, $V_{OUT} = V_{SS}$ or V_{CC}		± 2	μA
		$\label{eq:C} \begin{split} C &= 0.1 V_{CC} / 0.9 V_{CC} \text{ at } 10 \text{MHz}, \\ V_{CC} &= 5 \text{V}, \text{ Q} = \text{open} \end{split}$		10	
I _{CC}	Supply Current	$\label{eq:C} \begin{split} C &= 0.1 V_{CC} / 0.9 V_{CC} \text{ at 5MHz}, \\ V_{CC} &= 2.5 V, \ Q = \text{open} \end{split}$		3	mA
		$\label{eq:C} \begin{split} C &= 0.1 V_{CC} / 0.9 V_{CC} \text{ at } 1 \text{MHz}, \\ V_{CC} &= 2.5 \text{V}, \text{ Q} = \text{open} \end{split}$		1	
	Supply Current	$\overline{S} = V_{CC}, V_{CC} = 2.5V, V_{IN} = V_{SS} \text{ or } V_{CC}$		5	
I _{CC1}	(Standby Power mode)	$\overline{S} = V_{CC}, V_{CC} = 5V, V_{IN} = V_{SS} \text{ or } V_{CC}$		5	μA
VIL	Input Low Voltage		-0.45	0.3 V _{CC}	V
V _{IH}	Input High Voltage		0.7 V _{CC}	V _{CC} +1	V
Vol	Output Low Voltage	$I_{OL} = 1.5 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	V
V _{OH}	Output High Voltage	$I_{OH} = -0.4 \text{ mA}, V_{CC} = 2.5 \text{ V}$	0.8 V _{CC}		V

Note: 1. The information contained in Table 12. is subject to change without previous notice.

Table 13. DC Characteristics (M95512-R)

Symbol	Parameter	Parameter Test Condition ⁽¹⁾ (in addition to those in Table 9.)		Max. ⁽¹⁾	Unit
ILI	Input Leakage Current	$V_{IN} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I _{LO}	Output Leakage Current	$\overline{S} = V_{CC}, V_{OUT} = V_{SS} \text{ or } V_{CC}$		± 2	μA
I _{CC}	Supply Current	$\label{eq:C} \begin{array}{l} C = 0.1 V_{CC} / 0.9 V_{CC} \text{ at } 2 \text{ MHz}, \\ V_{CC} = 1.8 \text{ V}, \text{ Q} = \text{open} \end{array}$		1	mA
I _{CC1}	Supply Current (Standby Power mode)	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.8$ V		3	μA
VIL	Input Low Voltage		-0.45	0.3 V _{CC}	V
V _{IH}	Input High Voltage		0.7 V _{CC}	V _{CC} +1	V
V _{OL}	Output Low Voltage	$I_{OL} = 0.15 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.3	V
V _{OH}	Output High Voltage	$I_{OH} = -0.1 \text{ mA}, \text{ V}_{CC} = 1.8 \text{ V}$	0.8 V _{CC}		V

57

Note: 1. The information contained in Table 13. is subject to change without previous notice.

Test conditions specified in Table 10. and Table 8.								
Symbol Alt		Alt Parameter		$V_{CC} = 2.5V$		V _{CC} = 4.5V		
Symbol	Alt.	Parameter	Min. ⁽³⁾	Max. ⁽³⁾	Min. ⁽³⁾	Max. ⁽³⁾	Unit	
f _C	f _{SCK}	Clock Frequency	D.C.	5	D.C.	10	MHz	
t SLCH	t _{CSS1}	S Active Setup Time	90		15		ns	
t _{SHCH}	t _{CSS2}	S Not Active Setup Time	90		15		ns	
t _{SHSL}	t _{CS}	S Deselect Time	100		40		ns	
t _{CHSH}	t _{CSH}	S Active Hold Time	90		25		ns	
tCHSL		S Not Active Hold Time	90		15		ns	
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	90		40		ns	
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	90		40		ns	
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		1		1	μs	
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		1		1	μs	
t DVCH	tDSU	Data In Setup Time	20		15		ns	
t CHDX	tDH	Data In Hold Time	30		15		ns	
tннсн		Clock Low Hold Time after HOLD not Active	70		15		ns	
t HLCH		Clock Low Hold Time after HOLD Active	40		20		ns	
t _{CLHL}		Clock Low Set-up Time before HOLD Active	0		0		ns	
tCLHH		Clock Low Set-up Time before HOLD not Active	0		0		ns	
t _{SHQZ} (2)	t _{DIS}	Output Disable Time		100		25	ns	
t _{CLQV}	t _V	Clock Low to Output Valid		60		25	ns	
t _{CLQX}	t _{HO}	Output Hold Time	0		0		ns	
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		50		20	ns	
t _{QHQL} (2)	t _{FO}	Output Fall Time		50		20	ns	
tHHQ∨	t _{LZ}	HOLD High to Output Valid		50		25	ns	
t _{HLQZ} ⁽²⁾	t _{HZ}	HOLD Low to Output High-Z		100		25	ns	
tw	twc	Write Time		5		5	ms	

Table 14. AC Characteristics (M95512-W, Device Grade 6)

Note: 1. $t_{CH} + t_{CL}$ must never be less than the shortest possible clock period, 1 / $f_C(max)$. 2. Value guaranteed by characterization, not 100% tested in production. 3. The information contained in Table 14. is subject to change without previous notice.

57

Test conditions specified in Table 10. and Table 9.						
Symbol	Alt.	Parameter	Min. ⁽³⁾	Max. ⁽³⁾	Unit	
f _C	f _{SCK}	Clock Frequency	D.C.	5	MHz	
t _{SLCH}	t _{CSS1}	S Active Setup Time	90		ns	
tSHCH	tCSS2	S Not Active Setup Time	90		ns	
t _{SHSL}	t _{CS}	S Deselect Time	100		ns	
t _{CHSH}	t _{CSH}	S Active Hold Time	90		ns	
t _{CHSL}		S Not Active Hold Time	90		ns	
t _{CH} ⁽¹⁾	t _{CLH}	Clock High Time	90		ns	
t _{CL} ⁽¹⁾	t _{CLL}	Clock Low Time	90		ns	
t _{CLCH} ⁽²⁾	t _{RC}	Clock Rise Time		1	μs	
t _{CHCL} ⁽²⁾	t _{FC}	Clock Fall Time		1	μs	
t _{DVCH}	tDSU	Data In Setup Time	20		ns	
tCHDX	t _{DH}	Data In Hold Time	30		ns	
tннсн		Clock Low Hold Time after HOLD not Active	70		ns	
thlch		Clock Low Hold Time after HOLD Active	40		ns	
t CLHL		Clock Low Set-up Time before HOLD Active	0		ns	
t _{CLHH}		Clock Low Set-up Time before HOLD not Active	0		ns	
t _{SHQZ} ⁽²⁾	tDIS	Output Disable Time		100	ns	
tCLQV	t _V	Clock Low to Output Valid		80	ns	
t _{CLQX}	t _{HO}	Output Hold Time	0		ns	
t _{QLQH} ⁽²⁾	t _{RO}	Output Rise Time		50	ns	
t _{QHQL} ⁽²⁾	t _{FO}	Output Fall Time		50	ns	
tHHQ∨	t _{LZ}	HOLD High to Output Valid		50	ns	
t _{HLQZ} ⁽²⁾	t _{HZ}	HOLD Low to Output High-Z		100	ns	
t _W	t _{WC}	Write Time		5	ms	

Table 15. AC Characteristics (M95512-R)

Note: 1. $t_{CH} + t_{CL}$ must never be less than the shortest possible clock period, 1 / $f_C(max)$. 2. Value guaranteed by characterization, not 100% tested in production. 3. The information contained in Table 15. is subject to change without previous notice.










Figure 17. Hold Timing




M95512-W, M95512-R

Figure 18. Output Timing



PACKAGE MECHANICAL





Note: Drawing is not to scale.

Table 16. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width,	
Package Mechanical Data	

Symbol		millimeters			inches	
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.
A		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
В		0.33	0.51		0.013	0.020
С		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
е	1.27	-	-	0.050	-	-
Н		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N		8			8	
СР			0.10			0.004

M95512-W, M95512-R




Figure 20. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Outline

Note: 1. Drawing is not to scale.

Oursels al		mm			inches			
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.		
А			1.200			0.0472		
A1		0.050	0.150		0.0020	0.0059		
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413		
b		0.190	0.300		0.0075	0.0118		
С		0.090	0.200		0.0035	0.0079		
CP			0.100			0.0039		
D	3.000	2.900	3.100	0.1181	0.1142	0.1220		
е	0.650	-	-	0.0256	-	-		
E	6.400	6.200	6.600	0.2520	0.2441	0.2598		
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772		
L	0.600	0.450	0.750	0.0236	0.0177	0.0295		
L1	1.000			0.0394				
α		0°	8°		0°	8°		

57

Table 17. TSSOP8 – 8 lead Thin Shrink Small Outline, Package Mechanical Data

PART NUMBERING

Table 18. Ordering Information Scheme⁽¹⁾

Example:	M95512	_	W MN 6 T P
Device Type			
M95 = SPI serial access EEPROM			
Device Function			
512 = 512 Kbit (65536 x 8)			
Operating Voltage			
$W = V_{CC} = 2.5 \text{ to } 5.5 \text{V}$			
$R = V_{CC} = 1.8 \text{ to } 5.5 \text{V}$			
Package			
MN = SO8 (150 mil width)			
DW = TSSOP8 (169 mil width)			
Device Grade			
6 = Industrial temperature range, -40 to 85 °C. Device tested with standard test flow			
Option			
blank = Standard Packing			
T = Tape and Reel Packing			
Plating Technology			
blank = Standard SnPb plating			

blank = Standard SnPb plating P or G = Lead-Free and RoHS compliant

Note: 1. Ordering information related to the M95512 identified with the process letter "A".

For a list of available options (speed, package, etc.) or for further information on any aspect of this

device, please contact your nearest ST Sales Office.

REVISION HISTORY

Table 19. Document Revision History

Date	Rev.	Description of Revision
Jan-1999	1.0	Document written
13-Feb-2002	2.0	Document reformatted using the new template Voltage range -S added, and -R removed Instruction Sequence illustrations updated Announcement made of planned upgrade to 10 MHz clock for the 5V, -40 to 85°C, range
05-Dec-2003	3.0	Table of contents, and Pb-free options added. $V_{\text{IL}}(\text{min})$ improved to -0.45V. Voltage range -R added, and -S removed
02-Apr-2004	4.0	Old versions of document completely replaced by one rewritten from M95256
03-Jan-2005	5.0	AC and DC characteristics tables updated with the performance data of the new device identified with the process letter "A". Table 1., Product List added. AEC-Q100-002 compliance. Device Grade information clarified. t_{HHQX} , t_{CHHL} and t_{CHHH} corrected to t_{HHQV} , t_{CLHL} and t_{CLHH} , respectively. M95512 part number with 4.5V to 5.5V operating voltage range removed (related tables removed). Document status changed to Preliminary Data.
30-Jun-2005	6.0	Updated Figure 4., Bus Master and Memory Devices on the SPI Bus and Figure 17., Hold Timing. Power On Reset information clarified. Protected Array Addresses modified in Table 4., Write-Protected Block Size. Ambient Operating Temperature value added in Table 7., Absolute Maximum Ratings. Supply Current (I _{CC}) value modified for 10 MHz in Table 12., DC Characteristics (M95512-W, Device Grade 6). All values modified in Table 15., AC Characteristics (M95512-R). Document status changed to Datasheet.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

