## L6221AS L6221AD L6221N

QUAD DARLINGTON SWITCH

- FOUR NON INVERTING INPUTS WITH ENABLE
- OUTPUT VOLTAGE UP TO 50 V
- OUTPUT CURRENT UP TO 1.8 A
- VERY LOW SATURATION VOLTAGE
- TTL COMPATIBLE INPUTS
- INTEGRAL FAST RECIRCULATION DIODES


## DESCRIPTION

The L6221 monolithic quad darlington switch is designed for high current, high voltage switching applications. Each of the four switches is controlled by a logic input and all four are controlled by a common enable input. All inputs are TTL-compatible for direct connection to logic circuits.
Each switch consists of an open-collector darlington transistor plus a fast diode for switching applications with inductive device loads. The emitters of the four switches are commoned. Any number of inputs and outputs of the same device may be paralleled.

## BLOCK DIAGRAM



## THERMAL DATA

| Symbol | Parameter |  | SO20 | Powerdip | Multiwatt15 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {th }}$ j-pins | Thermal Resistance Junction-pins | Max. | 17 | 14 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-case | Thermal Resistance Junction-case | Max. | - | - | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th }} \mathrm{j}$-amb | Thermal Resistance Junction-ambient | Max. | 80 | 80 | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

PIN CONNECTIONS (top views)


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| V | Output Voltage | 50 | V |
| $\mathrm{V}_{\mathrm{s}}$ | Logic Supply Voltage | 7 | V |
| $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {EN }}$ | Input Voltage, Enable Voltage | $\mathrm{V}_{\mathrm{s}}$ |  |
| $\mathrm{Ic}_{C}$ | Continuous Collector Current (for each channel) | 1.8 | A |
| Ic | Collector Peak Current (repetitive, duty cycle = $10 \%$ ton $=5 \mathrm{~ms}$ ) | 2.5 | A |
| Ic | Collector Peak Current (non repetitive, $\mathrm{t}=10 \mu \mathrm{~s}$ ) | 3.2 | A |
| $\mathrm{T}_{\text {op }}$ | Operating Temperature Range (junction) | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $1{ }_{\text {sub }}$ | Output Substrate Current | 350 | mA |
| $\mathrm{P}_{\text {tot }}$ | Total Power Dissipation at $T_{\text {pins }}=90^{\circ} \mathrm{C}$ (powerdip) <br>  at $T_{\text {case }}=90^{\circ} \mathrm{C}$ (multiwatt) <br>  at $T_{\text {case }}=90^{\circ} \mathrm{C}$ (SO20) <br>  at $T_{\text {amb }}=70^{\circ} \mathrm{C}$ (powerdip) <br>  at $T_{\text {amb }}=70^{\circ} \mathrm{C}$ (multiwatt) <br>  at $T_{\text {amb }}=70^{\circ} \mathrm{C}$ (SO20) | $\begin{gathered} 4.3 \\ 20 \\ 3.5 \\ 1 \\ 2.3 \\ 1 \end{gathered}$ | W $w$ $w$ $w$ $w$ $w$ |

## TRUTH TABLE

| Enable | Input | Power Out |
| :---: | :---: | :---: |
| $H$ | $H$ | ON |
| $H$ | O | OFF |
| L | X | OFF |

For each input: $H=$ High level
L = Low level

PIN FUNCTIONS (see block diagram)

| Name |  |
| :---: | :--- |
| IN 1 | Input to Driver 1 |
| IN 2 | Input to Driver 2 |
| OUT 1 | Output of Driver 1 |
| OUT 2 | Output of Driver 2 |
| CLAMP A | Diode Clamp to Driver 1 and Driver 2 |
| IN 3 | Input to Driver 3 |
| IN 4 | Input to Driver 4 |
| OUT 3 | Output of Driver 3 |
| OUT 4 | Output of Driver 4 |
| CLAMP B | Diode Clamp to Driver 3 and Driver 4 |
| ENABLE | Enable Input to All Drivers |
| V | Logic Supply Voltage |
| GND | Common Ground |

3/15

## ELECTRICAL CHARACTERISTICS

Refer to the test circuit to Fig. 1 to Fig. 9 ( $\mathrm{V} s=5 \mathrm{~V}, \mathrm{~T}_{\text {amb }}=25^{\circ} \mathrm{C}$ unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min . | Typ . | Max . | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {S }}$ | Logic Supply Voltage |  | 4.5 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{s}}$ | Logic Supply Current | All Outputs ON, IC $=0.7 \mathrm{~A}$ <br> All Outputs OFF |  |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {CE(sus) }}$ | Output Sustaining Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN}} \mathrm{~L}, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {EN }} \mathrm{H} \\ & \mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA} \end{aligned}$ | 46 |  |  | V |
| Icex | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IN }} L, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {EN }} \mathrm{H} \end{aligned}$ |  |  | 1 | mA |
| $\mathrm{V}_{\text {CE(sat) }}$ | Collector Emitter Saturation Voltage (one input on ; all others inputs off.) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=4.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {IN }} \mathrm{H}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{EN}} \mathrm{H} \\ & \mathrm{I}_{\mathrm{C}}=0.6 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{C}}=1.8 \mathrm{~A} \end{aligned}$ |  |  | $\begin{gathered} 1 \\ 1.2 \\ 1.6 \end{gathered}$ | V |
| $\mathrm{V}_{\text {INL }}$, $\mathrm{V}_{\text {ENL }}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{l}_{\text {INL, }} \mathrm{I}_{\text {ENL }}$ | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IN}} \mathrm{L}, \mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {EN }} \mathrm{L}$ |  |  | - 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN }} \mathrm{L}, \mathrm{V}_{\text {EN }} \mathrm{H}$ | Input High Voltage |  | 2.0 |  |  | V |
| $\mathrm{l}_{\text {IN }} \mathrm{H}, \mathrm{l}$ len H | Input High Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IN }} \mathrm{H}, \mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {EN }} \mathrm{H}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{R}}$ | Clamp Diode Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=\mathrm{V}_{\text {EN }} H \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {INL }} \mathrm{L} \end{aligned}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{F}}$ | Clamp Diode Forward Voltage | $\begin{array}{\|l\|} \hline \mathrm{I}_{\mathrm{F}}=1 \mathrm{~A} \\ \mathrm{I}_{\mathrm{F}}=1.8 \mathrm{~A} \\ \hline \end{array}$ |  |  | $\begin{aligned} & 1.6 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $t_{d}(0 n)$ | Turn on Delay Time | $\mathrm{V}_{\mathrm{p}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega$ |  |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{d}}$ (off) | Turn off Delay Time | $\mathrm{V}_{\mathrm{p}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega$ |  |  | 5 | $\mu \mathrm{s}$ |
| $\Delta l_{\text {s }}$ | Logic Supply Current Variation | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=5 \mathrm{~V} \\ & \mathrm{l}_{\text {out }}=-300 \mathrm{~mA} \text { for Each Channel } \end{aligned}$ |  |  | 120 | m A |

## TEST CIRCUITS

(X) = Referred to Multiwatt package

X = Referred to Powerdip package
Figure 1 : Logic supply current.

$\mathrm{S}_{\text {et }} \mathrm{V}_{\mathbb{I N}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}$, or $\mathrm{V}_{\mathbb{N}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=4.5 \mathrm{~V}$, for I S (all outputs off)
$S_{\text {et }} \mathrm{V} \mathbb{N}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=2 \mathrm{~V}$, for Is (all outputs on)

Figure 2 : Output Sustaining Voltage.


Figure 3 : Output Leakage Current.


Figure 4: Collector-emitter Saturation Voltage


Figure 6 : Clamp Diode Leakage Current.


Figure 5 : Logic Input Characteristics

$\mathrm{S}_{\text {et }} \mathrm{S}_{1}, \mathrm{~S}_{2}$ open, $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\text {EN }}=0.8 \mathrm{~V}$ for $\mathrm{I}_{\mathbb{N}} \mathrm{L}, \mathrm{I}_{\mathrm{EN}} \mathrm{L}$
$S_{\text {et }} S_{1}, S_{2}$ open, $V_{\mathbb{I N}}, V_{\text {EN }}=2 V$ for $I_{I N} H, I_{\text {EN }} H$
$S_{\text {et }} S_{1}, S_{2}$ close, $V_{I N}, V_{E N}=0.8 \mathrm{~V}$ for $\mathrm{V}_{\text {IN }} L, V_{\text {EN }} L$
$S_{\text {et }} S_{1}, S_{2}$ close, $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {EN }}=2 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{IN}} \mathrm{H}, \mathrm{V}_{\text {EN }} \mathrm{H}$
Figure 7 : Clamp Diode Forward Voltage.


Figure 8 : Switching Times Test Circuit.


Figure 10 : Allowed Peak Collector Current versus Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6221AS)


Figure 9 : Switching TImes Waveforms.


Figure 11: Allowed Peak Collector Current versus Duty Cycle for 1, 2, 3 or 4 Contemporary Working Outputs (L6221N)


Figure 12 : Collector Saturation Voltage versus Collector Current


Figure 14 : Collector Saturation Voltage versus Junction Temperature at IC $=1 \mathrm{~A}$


Figure 16 : Saturation Voltage vs. Junc-


Figure 13 : Free-wheeling Diode Forward Voltage versus Diode Current


Figure 15 : Free-wheeling Diode Forward Voltage versus Junction Temperature at $I F=1 A$


Figure 17 : Free-wheeling Diode Forward


## APPLICATION INFORMATION

When inductive loads are driven by L6221A/N, a zener diode in series with the integral free-wheeling diodes increases the voltage across which energy stored in the load is discharged and therefore speeds the current decay (fig. 18).
For reliability it is suggested that the zener is chosen so that $V_{p}+V_{z}<35 \mathrm{~V}$.
The reasons for this are two fold :

1) The zener voltage changes in temperature and current.
2) The instantaneous power must be limited to avoid the reverse second breakdown.

Figure 18.


Figure 19 : Driver for Solenoids up to 3A.


Some care must be taken to ensure that the collectors are placed close together to avoid different current partitioning at turn-off.
We suggest to put in parallel channel 1 and 4 and channel 2 and 3 as shown in figure 19 for the similar
electrical characteristics of the logic section (turn-on and turn-off delay time) and the power stages (collector saturation voltage, free-wheeling diode forward voltage).

Figure 20 : Saturation Voltage versus Collector Current


Figure 22 : Peak Collector Current versus Duty Cycle for 1 or 2 Paralleled Outputs Driven (L6221N)


Figure 21 : Peak Collector Current versus Duty Cycle for 1 or 2 Paralleled Outputs Driven (L6221AS)


## MOUNTING INSTRUCTION

The $R_{t h} j$-amb of the L6221AS can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 23) or to an external heatsink (Fig. 24).
The diagram of figure 25 shows the maximum dissipable power $P_{\text {tot }}$ and the $R_{\text {th }} j$-amb as a function of the side " $\alpha$ " of two equal square copper areas hav-

Figure 23 : Example of P.C. Board Copper Area Which is Used as Heatsink


Figure 25 : Maximum Dissipable Power and Junction to Ambient Thermal Resistance versus Side " $\alpha$ "

ing a thickness of $35 \mu$ ( 1.4 mils). During soldering the pins temperature must not exceed $260^{\circ} \mathrm{C}$ and the soldering time must not be longer than 12 seconds.
The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 24 : External Heatsink Mounting Example


Figure 26 : Maximum Allowable Power Dissipation versus Ambient Temperature


| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.85 |  | 1.40 | 0.033 |  | 0.055 |
| b |  | 0.50 |  |  | 0.020 |  |
| b1 | 0.38 |  | 0.50 | 0.015 |  | 0.020 |
| D |  |  | 20.0 |  |  | 0.787 |
| E |  | 8.80 |  |  | 0.346 |  |
| e |  | 2.54 |  |  | 0.100 |  |
| e3 |  | 17.78 |  |  | 0.700 |  |
| F |  |  | 7.10 |  |  | 0.280 |
| I |  |  | 5.10 |  |  | 0.201 |
| L |  | 3.30 |  |  | 0.130 |  |
| Z |  |  | 1.27 |  |  | 0.050 |



## Powerdip 16



| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 5 |  |  | 0.197 |
| B |  |  | 2.65 |  |  | 0.104 |
| C |  |  | 1.6 |  |  | 0.063 |
| D |  | 1 |  |  | 0.039 |  |
| E | 0.49 |  | 0.55 | 0.019 |  | 0.022 |
| F | 0.66 |  | 0.75 | 0.026 |  | 0.030 |
| G | 1.02 | 1.27 | 1.52 | 0.040 | 0.050 | 0.060 |
| G1 | 17.53 | 17.78 | 18.03 | 0.690 | 0.700 | 0.710 |
| H1 | 19.6 |  |  | 0.772 |  |  |
| H2 |  |  | 20.2 |  |  | 0.795 |
| L | 21.9 | 22.2 | 22.5 | 0.862 | 0.874 | 0.886 |
| L1 | 21.7 | 22.1 | 22.5 | 0.854 | 0.870 | 0.886 |
| L2 | 17.65 |  | 18.1 | 0.695 |  | 0.713 |
| L3 | 17.25 | 17.5 | 17.75 | 0.679 | 0.689 | 0.699 |
| L4 | 10.3 | 10.7 | 10.9 | 0.406 | 0.421 | 0.429 |
| L7 | 2.65 |  | 2.9 | 0.104 |  | 0.114 |
| M | 4.25 | 4.55 | 4.85 | 0.167 | 0.179 | 0.191 |
| M1 | 4.63 | 5.08 | 5.53 | 0.182 | 0.200 | 0.218 |
| S | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| S1 | 1.9 |  | 2.6 | 0.075 |  | 0.102 |
| Dia1 | 3.65 |  | 3.85 | 0.144 |  | 0.152 |




| DIM. | mm |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 2.35 |  | 2.65 | 0.093 |  | 0.104 |
| A1 | 0.1 |  | 0.3 | 0.004 |  | 0.012 |
| B | 0.33 |  | 0.51 | 0.013 |  | 0.020 |
| C | 0.23 |  | 0.32 | 0.009 |  | 0.013 |
| D | 12.6 |  | 13 | 0.496 |  | 0.512 |
| E | 7.4 |  | 7.6 | 0.291 |  | 0.299 |
| e |  | 1.27 |  |  | 0.050 |  |
| H | 10 |  | 10.65 | 0.394 |  | 0.419 |
| h | 0.25 |  | 0.75 | 0.010 |  | 0.030 |
| L | 0.4 |  | 1.27 | 0.016 |  | 0.050 |
| K | $0{ }^{\circ}(m i n.) 8^{\circ}(m a x)$ |  |  |  |  |  |


| OUTLINE AND |
| :---: |
| MECHANICAL DATA |

SO20


Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com

