

HCC/HCF40102B HCC/HCF40103B


8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS


40102B 2-DECADE BCD TYPE 40103B 8-BIT BINARY TYPE

- SYNCHRONOUS OR ASYNCHRONOUS PRESET
- MEDIUM-SPEED OPERATION : f_{CL} = 3.6MHz (TYP.) @ V_{DD} = 10V
- CASCADABLE
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100 nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD N°. 13 A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"

DESCRIPTION

The HCC40102B, HCC40103B, (extended temperature range) and the HCF40102B, HCF40103B (intermediate temperature range) are monolithic integrated circuits, available in 16-lead dual in-line plastic or cepackage. The HCC/HCF40102B, and ramic HCC/HCF40103B consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The HCC/HCF40102B is configured as two cascaded 4-bit BCD counters, and the HCC/HCF40103B contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT/ZERO-DETECT output are active-low logic. In normal operation, the counter is decremented by one count on each positive transition of the CLOCK. Counting is inhibited when the CARRY-IN/COUNTER ENABLE (CI/CE) input is high. The CARRY-OUT/ZERO-DETEC (CO/ZD) output goes low when the count reaches zero if the CI/CE input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the JAM input is clocked into the counter on the next positive clock transition regardless of the state of the CI/CE input. When the ASYNCHRONOUS PRESET-ENABLE (APE) input is low, data at the






June 1989 1/13

JAM inputs is asynchronously forced into the counter regardless of the state of the SPE, CI/CE, or CLOCK inputs. JAM inputs JO-J7 represent two 4-bit BCD words for the HCC/HCF40102B and a single 8-bit binary word for the HCC/HCF40103B. When the CLEAR (CLR) input is low, the counter is asynchronously cleared to its maximum count (99₁₀ for the HCC/HCF40102B and 255₁₀ for

theHCC/HCF40103B) regardless of the state of any other input. The precedence relationship between control input is indicated in the truth table. If all control inputs are high at the tieme of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long. The HCC/HCF40102B and HCC/HCF40103B may be cascaded using the CI/CE input and the

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD} *	Supply Voltage : HCC Types HCF Types	- 0.5 to + 20 - 0.5 to + 18	V V
Vi	Input Voltage	-0.5 to V_{DD} + 0.5	٧
I_1	DC Input Current (any one input)	± 10	mA
P _{tot}	Total Power Dissipation (per package) Dissipation per Output Transistor	200	mW mW
T _{op}	for T _{op} = Full Package-temperature Range Operating Temperature : HCC Types HCF Types	- 55 to + 125 - 40 to + 85	°C °C
T _{stg}	Storage Temperature	- 65 to + 150	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability.


* All voltages are with respect to Vss (GND).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage: HCC Types	3 to 18	٧
	HCF Types	3 to 15	V
V_{I}	Input Voltage	0 to V _{DD}	V
Top	Operating Temperature : HCC Types	– 55 to + 125	°C
	HCF Types	- 40 to + 85	°C




LOGIC DIAGRAMS



LOGIC DIAGRAMS (continued)

Timing Diagram for 40102B and 40103B



TRUTH TABLE

	Control Inputs		Preset Mode	Action	
CLR	APE	SPE	CI/CE	Freset Wode	Action
1	1	1	1		Inhibit Counter
1	1	1	0	Synchronous	Count Down
1	1	0	Х		Preset on Next Positive Clock Transition
1	0	Х	Х	Asynchronous Preset Asynchrounously	
0	Х	Х	Х	Asynonionous	Clear to Maximum Count

Notes: 1.0 = Low level

1 = High level X = Don't care

2. Clock connected to clock input.

3. Synchronous operation: changes occur on negative-to-positive clock transitions... JAM inputs: HCC/HCF010B; MSD = J7, J6, J5, J4 (J7 is MSB)

LSD = J3, J2, J1, J0 (J3 is MSB)

HCC/HCF40103B Binary; MSB = J7, LSB = J0



STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

			Т	est Con	dition	s	Value							
Symbol	Symbol Parameter		٧ı	۷o	I _O V _D _D (μΑ) (V)	V _{DD}	ΤL	o w*		25°C		T _{Hi}	gh*	Unit
			(V)	(V)			Min.	Max.	Min.	Тур.	Max.	Min.	Max.	
ΙL	Quiescent		0/ 5			5		5		0.04	5		150	
	Current	нсс	0/10			10		10		0.04	10		300	
		Types	0/15			15		20		0.04	20		600	
			0/20			20		100		0.08	100		3000	μΑ
			0/ 5			5		20		0.04	20		150	
		HCF Types	0/10			10		40		0.04	40		300	
		1) рос	0/15			15		80		0.04	80		600	
V _{OH}	Output Higl	h	0/ 5		< 1	5	4.95		4.95			4.95		
	Voltage		0/10		< 1	10	9.95		9.95			9.95		V
			0/15		< 1	15	14.95		14.95			14.95		
V _{OL}	Output Low	I	5/0		< 1	5		0.05			0.05		0.05	
	Voltage		10/0		< 1	10		0.05			0.05		0.05	V
			15/0		< 1	15		0.05			0.05		0.05	
V_{IH}	Input High			0.5/4.5	< 1	5	3.5		3.5			3.5		
	Voltage			1/9	< 1	10	7		7			7		V
				1.5/13.5	< 1	15	11		11			11		
V_{IL}	Input Low			4.5/0.5	< 1	5		1.5			1.5		1.5	
	Voltage			9/1	< 1	10		3			3		3	_ v
				13.5/1.5	< 1	15		4			4		4	
I _{OH}	Output		0/ 5	2.5		5	- 2		- 1.6	- 3.2		- 1.15		
	Drive Current	HCC	0/ 5	4.6		5	- 0.64		- 0.51	- 1		- 0.36		
	Current	Types	0/10	9.5		10	- 1.6		- 1.3	- 2.6		- 0.9		
			0/15	13.5		15	- 4.2		- 3.4	- 6.8		- 2.4		mA
			0/ 5	2.5		5	- 1.53		- 1.36	- 3.2		- 1.1		1117 (
		HCF	0/ 5	4.6		5	- 0.52		- 0.44	- 1		- 0.36		
		Types	0/10	9.5		10	- 1.3		- 1.1	- 2.6		- 0.9		
			0/15	13.5		15	- 3.6		- 3.0	- 6.8		- 2.4		
I_{OL}	Output	1100	0/ 5	0.4		5	0.64		0.51	1		0.36		
	Sink Current	HCC Types	0/10	0.5		10	1.6		1.3	2.6		0.9		
	Current	.) 00	0/15	1.5		15	4.2		3.4	6.8		2.4		mA
			0/ 5	0.4		5	0.52		0.44	1		0.36		ША
		HCF Types	0/10	0.5		10	1.3		1.1	2.6		0.9		
		.,,,,,,	0/15	1.5		15	3.6		3.0	6.8		2.4		
I _{IH} , I _{IL}	Input Leakage	HCC Types	0/18	Any In	put	18		± 0.1		±10 ⁻⁵	± 0.1		± 1	^
	Current HCF Types	0/15	, ary iii		15		± 0.3		±10 ⁻⁵	± 0.3		± 1	μА	
Cı	Input Capa	citance		Any In	put					5	7.5			pF


^{*} T_{Low} = - 55°C for HCC device : - 40°C for HCF device. * T_{High} = + 125°C for HCC device : + 85°C for HCF device. The Noise Margin for both "1" and "0" level is : 1V min. with V_{DD} = 5V, 2V min. with V_{DD} = 10V, 2.5 V min. with V_{DD} = 15V.




DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $C_{L} = 50 pF$, $R_{L} = 200 k\Omega$, typical temperature coefficient for all V_{DD} values is $0.3\%/^{\circ}C$, all input rise and fall time = 20ns)

Symbol	Parameter		Test Conditions		Value			Unit
Symbol	Parar	neter		V _{DD} (V)	Min.	Тур.	Max.	Unit
t _{PHL} ,	Propagation	Clock to-out		5		300	600	
t _{PLH}	Delay Time			10		130	260	ns
				15		95	190	
		Carry In/Counter		5		200	400	
		Enable-to-output		10		90	180	ns
				15		65	130	
		Asynchronous		5		650	1300	
		Preset		10		300	600	
		Enable-to-output		15		200	400	
		Clear-to-output		5		375	750	
				10		180	360	ns
				15		100	200	
t _{THL} , t _{TLH}	Transition Time			5		100	200	
				10		50	100	ns
				15		40	80	
t _W	Pulse Width	Clock Pulse		5	300	150		
		Width		10	180	90		ns
				15	80	40		
		CLR Pulse		5	320	160		
		Width		10	160	80		ns
				15	100	50		
		APE Pulse Width		5	360	180		
				10	160	80		ns
				15	120	60		
t _{setup}	Setup Time	SPE Setup Time		5	280	140		
				10	140	70		ns
				15	100	50		
		JAM Setup Time		5	200	100		
				10	80	40		ns
				15	60	30		1
f _{CL}	Maximum Clock	Input Frequency		5	0.7	1.4		
				10	1.8	3.6		MHz
				15	2.4	4.8		


Output Low (sink) Current Characteristics.




Typical Transition Time vs. Load Capacitance.




Typical Maximum Clock Input Frequency vs. Supply Voltage.




Output High (source) Current Characteristics.



Typical Propagation Delay Time vs. Load Capacitance (clock to CO/ZD).




Typical Dynamic Power Dissipation vs. Frequency.




TYPICAL APPLICATIONS


Divide-by-"N" Counter.




Microprocessor Interrupt Timer.




Microprocessor Interrupt Timer.



Programmable Timer.




Synchronous Cascading.




* An output spike (160ns @ V_{DD} = 5V) occurs whenever two or more devices are cascaded in the parallel-clocked mode because the clock-to-carry out delay is greater than the carry-in-to-carry out delay. This spike is eliminated by gating the out put of the last device with the clock as shown

TEST CIRCUITS


Quiescent Device Current.




Input Voltage.




Input Current.



Maximum Clock Frequency.




Dynamic Power Dissipation.




Plastic DIP16 (0.25) MECHANICAL DATA

DIM.	mm				inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
a1	0.51			0.020				
В	0.77		1.65	0.030		0.065		
b		0.5			0.020			
b1		0.25			0.010			
D			20			0.787		
E		8.5			0.335			
е		2.54			0.100			
e3		17.78			0.700			
F			7.1			0.280		
I			5.1			0.201		
L		3.3			0.130			
Z			1.27			0.050		




Ceramic DIP16/1 MECHANICAL DATA

DIM.		mm			inch			
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А			20			0.787		
В			7			0.276		
D		3.3			0.130			
Е	0.38			0.015				
e3		17.78			0.700			
F	2.29		2.79	0.090		0.110		
G	0.4		0.55	0.016		0.022		
Н	1.17		1.52	0.046		0.060		
L	0.22		0.31	0.009		0.012		
М	0.51		1.27	0.020		0.050		
N			10.3			0.406		
Р	7.8		8.05	0.307		0.317		
Q			5.08			0.200		



PLCC20 MECHANICAL DATA

DIM.		mm			inch			
DiWi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α	9.78		10.03	0.385		0.395		
В	8.89		9.04	0.350		0.356		
D	4.2		4.57	0.165		0.180		
d1		2.54			0.100			
d2		0.56			0.022			
E	7.37		8.38	0.290		0.330		
е		1.27			0.050			
e3		5.08			0.200			
F		0.38			0.015			
G			0.101			0.004		
М		1.27			0.050			
M1		1.14			0.045			



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A

