ST8016

## 160 Output LCD Common/Segment driver IC

Notice: This is not a final specification. Some parameters are subject to change

## 1. DESCRIPTION

The ST8016 is a 160-output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. The ST8016 is good both as a segment driver and a common driver, and it can create a low power consuming, high-resolution LCD.

## 2. FEATURES

- Number of LCD drive outputs: 160
- Supply voltage for LCD drive: +15.0 to +40.0 V
- Supply voltage for the logic system: +2.5 to +5.5 V
- Low power consumption
- Low output impedance

Package: 186-pin TCP (Tape Carrier Package)
(Segment mode)

- Shift clock frequency
-20 MHz (MAX.): $\mathrm{V}_{\mathrm{dd}}=+5.0 \pm 0.5 \mathrm{~V}$
-15 MHz (MAX.): $\mathrm{V}_{D D}=+3.0$ to +4.5 V
-12 MHz (MAX.): $\mathrm{V}_{\mathrm{DD}}=+2.5$ to +3.0 V
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 160 bits of input data
- Line latch circuits are reset when DISPOFF active
(Common mode)
- Shift clock frequency: 4 MHz (MAX.)
- Built-in 160-bit bi-directional shift register (divisible into 80 bits $\times 2$ )
- Available in a single mode (160-bit shift register) or in a dual mode (80-bit shift register $\times 2$ )
$>Y_{1->}>Y_{160}$ Single mode
$>Y_{160-}>Y_{1}$ Single mode
$>Y_{1-}-Y_{80}, Y_{81-}>Y_{160}$ Dual mode
> $Y_{160-}>Y_{81}, Y_{80}->Y_{1}$ Dual mode
The above 4 shift directions are pin-selectable
- Shift register circuits are reset when DISPOFF active


## 3. PIN CONNECTIONS

186 PIN TCP


## 4. PIN DESCRIPTION (TCP TYPE)

| PIN NO. | SYMBOL | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 ~ 160 | $\mathrm{Y}_{1}-\mathrm{Y}_{160}$ | O | LCD drive output |
| 161,186 | VoL, $\mathrm{V}_{\text {OR }}$ | P | Power supply for LCD drive |
| 162,185 | $\mathrm{V}_{12 \mathrm{~L},} \mathrm{~V}_{12 \mathrm{R}}$ | P | Power supply for LCD drive |
| 163,184 | $\mathrm{V}_{43 \mathrm{~L}}, \mathrm{~V}_{43 \mathrm{R}}$ | P | Power supply for LCD drive |
| 165 | L/R | I | Display data shift direction selection |
| 166 | V ${ }_{\text {D }}$ | P | Power supply for logic system (+2.5 to +5.5 V) |
| 167 | S/C | 1 | Segment mode/common mode selection |
| 168,180 | $\mathrm{EIO}_{2} \mathrm{EIO}_{1}$ | I/O | Input/output for chip selection at segment mode Shift data input/output for shift register at common mode |
| 169 ~ 175 | Dlo-Dl6 | I | Display data input at segment mode |
| 176 | DI7 | I | Display data input at segment mode/Dual mode data input at common mode |
| 177 | XCK | I | Clock input for taking display data at segment mode |
| 178 | /DISPOFF | I | Control input for output of non-select level |
| 179 | LP | I | Latch pulse input for display data at segment mode/ Shift clock input for shift register at common mode |
| 181 | FR | 1 | AC-converting signal input for LCD drive waveform |
| 182 | MD | I | Mode selection input |
| 164,183 | Vss | P | Ground (0 V) |

P: power pin

## 5. BLOCK DIAGRAM



## 6. FUNCTIONAL OPERATIONS OF EACH BLOCK

| BLOCK | FUNCTION |
| :--- | :--- |
|  | In case of segment mode, controls the selection or non-selection of the chip. <br> Following an LP signal input, and after the chip selection signal is input, a selection signal is <br> generated internally until 160 bits of data have been read in. <br> Once data input has been completed, a selection signal for cascade connection is output, and <br> the chip is non-selected. <br> In case of common mode, controls the input/output data of bi-directional pins. |
| Active Control |  |
| SP Conversion | In case of segment mode, keeps input data which are 2 clocks of XCK at 4-bit parallel input <br> mode in latch circuit, or keeps input data which are 1 clock of XCK at 8-bit parallel input mode <br> in latch circuit; after that they are put on the internal data bus 8 bits at a time. |
| Data Latch Control | In case of segment mode, selects the state of the data latch which reads in the data bus <br> signals. The shift direction is controlled by the control logic. For every 11 6its of data read in, <br> the selection signal shifts one bit based on the state of the control circuit. |
| Data Latch | In case of segment mode, latches the data on the data bus. The latch state of each LCD <br> drive output pin is controlled by the control logic and the data latch control; 160 bits of data are <br> read in 20 sets of 8 bits. |
| Line Latch/ | In case of segment mode, all 160 bits which have been read into the data latch are <br> simultaneously latched at the falling edge of the LP signal, and are output to the level shifter <br> block. In case of common mode, shifts data from the data input pin at the falling edge of the LP <br> signal. |
| Level Shifter | The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the <br> driver block. |
| 4-Level Driver | Drives the LCD drive output pins from the line latch/shift register data, and selects one of 4 <br> levels (Vo, V12, V43 or Vss) based on the S/C, FR and /DISPOFF signals. |
| Control Logic | Controls the operation of each block. In case of segment mode, when an LP signal has been <br> input, all blocks are reset and the control logic waits for the selection signal output from the <br> active control block. Once the selection signal has been output, operation of the data latch and <br> data transmission is controlled, 160 bits of data are read in, and the chip is non-selected. In <br> case of common mode, controls the direction of data shift. |

## INPUT/OUTPUT CIRCUITS



Fig. 1 Input Circuit (1)


Fig. 2 Input Circuit (2)


Fig. 3 Input Circuit (3)


Fig. 4 Input/Output Circuit


Fig. 5 LCD Drive Output Circuit

## 7. FUNCTIONAL DESCRIPTION

### 7.1 Pin Functions

(Segment mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| VDD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| Vol, Vor $\mathrm{V}_{12 L}, \mathrm{~V}_{12 \mathrm{R}}$ $V_{43 L}, V_{43 R}$ | Bias power supply pins for LCD drive voltage <br> - Normally use the bias voltages set by a resistor divider <br> - Ensure that voltages are set such that $\mathrm{V}_{\mathrm{ss}}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$. <br> - $V_{\text {iL }}$ and $\mathrm{V}_{\text {ir }}(\mathrm{i}=0,12,43)$ must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin |
| DI7-DIo | Input pins for display data <br> - In 4-bit parallel input mode, input data into the 4 pins, Dis-Dlo. <br> Connect DI7-DI4 to Vss or Vod. <br> - In 8 -bit parallel input mode, input data into the 8 pins, Dl7-Dlo. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| XCK | Clock input pin for taking display data <br> * Data is read at the falling edge of the clock pulse. |
| LP | Latch pulse input pin for display data <br> - Data is latched at the falling edge of the clock pulse. |
| L/R | Input pin for selecting the reading direction of display data <br> - When set to $V_{\text {ss }}$ level "L", data is read sequentially from $\mathrm{Y}_{160}$ to $\mathrm{Y}_{1}$. <br> - When set to Vod level "H", data is read sequentially from $Y_{1}$ to $Y_{160}$. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| /DISPOFF | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to Vss level "L", the LCD drive output pins ( $\mathrm{Y}_{1}-\mathrm{Y}_{160}$ ) are set to level Vss. <br> - When set to " L ", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of DISPOFF. When the DISPOFF function is canceled, the driver outputs non-select level ( $\mathrm{V}_{12}$ or $\mathrm{V}_{43}$ ), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if DISPOFF removal time does not correspond to what is shown in AC characteristics, it cannot output the reading data correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| MD | Mode selection pin <br> - When set to Vss level "L", 4-bit parallel input mode is set. <br> - When set to VDD level "H", 8-bit parallel input mode is set. <br> -Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| S/C | Segment mode/common mode selection pin <br> - When set to VDD level "H", segment mode is set. |
| $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ | Input/output pins for chip selection <br> - When $\mathrm{L} / \mathrm{R}$ input is at $\mathrm{Vss}_{\text {ss }}$ level "L", EIO ${ }_{1}$ is set for output, and $\mathrm{EIO}_{2}$ is set for input. <br> - When L/R input is at Vod level " H ", $\mathrm{EIO}_{1}$ is set for input, and $\mathrm{EIO}_{2}$ is set for output. <br> - During output, set to " H " while LP $\cdot \overline{\mathrm{XCK}}$ is " H " and after 160 bits of data have been read, set to "L" for one cycle (from falling edge to failing edge of XCK), after which it returns to " H ". <br> - During input, the chip is selected while El is set to "L" after the LP signal is input. The chip is non-selected after 160 bits of data have been read. |
| OPTION_VDD | Option selection pin <br> - For COG layout to reduce interface pins. <br> - Normally let it open |


| $Y_{1}-Y_{160}$ | LCD drive output pins <br> $\bullet$ Corresponding directly to each bit of the data latch, one level $\left(\mathrm{V}_{0}, \mathrm{~V}_{12}\right.$ or $\left.\mathrm{V}_{43}\right)$ is selected and <br> output. <br> $\bullet$ Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| :--- | :--- |

(Common mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| VdD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| Vol, Vor <br> $V_{12 L}, V_{12 R}$ <br> $V_{43 L}, V_{43 R}$ | Bias power supply pins for LCD drive voltage <br> - Normally use the bias voltages set by a resistor divider. <br> - Ensure that voltages are set such that $\mathrm{V}_{s s}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$. <br> - $\mathrm{V}_{\mathrm{iL}}$ and $\mathrm{V}_{\mathrm{ir}}(\mathrm{i}=0,12,43)$ must connect to an external power supply, and supply regular voltage that is assigned by specification for each power pin. |
| $\mathrm{ElO}_{1}$ | Shift data input/output pin for bi-directional shift register <br> - Output pin when L/R is at Vss level "L', input pin when L/R is at Vdo level "H". <br> - When $\mathrm{L} / \mathrm{R}=\mathrm{H}, \mathrm{EIO}_{1}$ is used as input pin, it will be pulled down. <br> - When $\mathrm{L} / \mathrm{R}=\mathrm{L}, \mathrm{ElO}_{1}$ is used as output pin, it won't be pulled down. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| $\mathrm{ElO}_{2}$ | Shift data input/output pin for bi-directional shift register <br> - Input pin when $L / R$ is at Vss level "L", output pin when L/R is at Vdo level "H". <br> - When $\mathrm{L} / \mathrm{R}=\mathrm{L}, \mathrm{EIO}_{2}$ is used as input pin, it will be pulled down. <br> - When $\mathrm{L} / \mathrm{R}=\mathrm{H}, \mathrm{ElO}_{2}$ is used as output pin, it won't be pulled down. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| LP | Shift clock pulse input pin for bi-directional shift register <br> - * Data is shifted at the falling edge of the clock pulse. |
| L/R | Input pin for selecting the shift direction of bi-directional shift register <br> - Data is shifted from $Y_{160}$ to $Y_{1}$ when set to $V_{s s}$ level "L", and data is shifted from $Y_{1}$ to $Y_{160}$ when set to $V_{D D}$ level " H ". <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| /DISPOFF | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to Vss level "L", the LCD drive output pins ( $\mathrm{Y}_{1}-\mathrm{Y}_{160}$ ) are set to level Vss. <br> - When set to "L", the contents of the shift register are reset to not reading data. When the /DISPOFF function is canceled, the driver outputs non-select level ( $\mathrm{V}_{12}$ or $\mathrm{V}_{43}$ ), and the shift data is read at the next falling edge of the LP. At that time, if /DISPOFF removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| MD | Mode selection pin <br> - When set to Vss level "L", single mode operation is selected; when set to Vod level "H" dual mode operation is selected. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| DI7 | Dual mode data input pin <br> - According to the data shift direction of the data shift register, data can be input starting from the 81st bit. <br> When the chip is used in dual mode, DI7 will be pulled down. When the chip is used in single mode, Dl7 won't be pulled down. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |


| S/C | Segment mode/common mode selection pin <br> - When set to Vss level "L", common mode is set. |
| :---: | :---: |
| DI6-DIo | Not used <br> - Connect DI6-Dlo to $\mathrm{V}_{\mathrm{ss}}$ or $\mathrm{V}_{\mathrm{DD}}$, avoiding floating. |
| XCK | Not used <br> - XCK is pulled down in common mode, so connect to Vss or open. |
| OPTION_VDD | Option selection pin <br> - For COG layout to reduce interface pin. |
| $Y_{1}-Y_{160}$ | LCD drive output pins <br> - Corresponding directly to each bit of the shift register, one level ( $\mathrm{V}_{0}, \mathrm{~V}_{12}, \mathrm{~V}_{43}$, or $\mathrm{V}_{\mathrm{ss}}$ ) is selected and output. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |

### 7.2 Functional Operations

### 7.2.1 TRUTH TABLE

(Segment Mode)

| FR | LATCH DATA | /DISPOFF | LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y160) |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{43}$ |
| L | H | H | $\mathrm{V}_{\mathrm{ss}}$ |
| H | L | H | $\mathrm{V}_{12}$ |
| H | H | H | $\mathrm{V}_{0}$ |
| X | X | L | $\mathrm{V}_{\mathrm{ss}}$ |

(Common Mode)

| FR | LATCH DATA | /DISPOFF | LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y160) |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{43}$ |
| L | H | H | $\mathrm{V}_{0}$ |
| H | L | H | $\mathrm{V}_{12}$ |
| H | H | H | $\mathrm{V}_{\mathrm{ss}}$ |
| X | X | L | $\mathrm{V}_{\mathrm{ss}}$ |

NOTES:

- $\mathrm{V}_{\mathrm{ss}}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$
- L: Vss ( 0 V ), H:VdD (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
Supply regular voltage that is assigned by specification for each power pin.

### 7.2.2 RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS

(Segment Mode)
(a) 4-bit Parallel Input Mode

| MD | L/R | $\mathrm{ElO}_{1}$ | $\mathrm{ElO}_{2}$ | DATA | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | INPUT | 40 CLOCK | 39 CLOCK | 38 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | L | Output | Input | DI0 | Y1 | Y5 | Y9 | ... | Y149 | Y153 | Y157 |
|  |  |  |  | DI1 | Y2 | Y6 | Y10 | $\ldots$ | Y150 | Y154 | Y158 |
|  |  |  |  | DI2 | Y3 | Y7 | Y11 | $\ldots$ | Y151 | Y155 | Y159 |
|  |  |  |  | DI3 | Y4 | Y8 | Y12 | $\ldots$ | Y152 | Y156 | Y160 |
| L | H | Input | Output | DIo | Y160 | Y156 | Y152 | $\ldots$ | Y12 | Y8 | Y4 |
|  |  |  |  | DI1 | Y159 | Y155 | Y151 | $\ldots$ | Y11 | Y7 | Y3 |
|  |  |  |  | DI2 | Y158 | Y154 | Y150 | $\ldots$ | Y10 | Y6 | Y2 |
|  |  |  |  | DI3 | Y157 | Y153 | Y149 | $\ldots$ | Y9 | Y5 | Y1 |

(b) 8-bit Parallel Input Mode

| MD | L/R | $\mathrm{ElO}_{1}$ | $\mathrm{ElO}_{2}$ | $\begin{aligned} & \text { DATA } \\ & \text { INPUT } \end{aligned}$ | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 20 CLOCK | 19 CLOCK | 18 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| H | L | Output | Input | DIo | Y1 | Y9 | Y17 | ... | Y137 | Y145 | Y153 |
|  |  |  |  | D11 | Y2 | Y10 | Y18 | $\ldots$ | Y138 | Y146 | Y154 |
|  |  |  |  | DI2 | Y3 | Y11 | Y19 | . | Y139 | Y147 | Y155 |
|  |  |  |  | DI3 | Y4 | Y12 | Y20 | $\ldots$ | Y140 | Y148 | Y156 |
|  |  |  |  | DI4 | Y5 | Y13 | Y21 |  | Y141 | Y149 | Y157 |
|  |  |  |  | DI5 | Y6 | Y14 | Y22 |  | Y142 | Y150 | Y158 |
|  |  |  |  | DI6 | Y7 | Y15 | Y23 |  | Y143 | Y151 | Y159 |
|  |  |  |  | DI7 | Y8 | Y16 | Y24 |  | Y144 | Y152 | Y160 |
| H | H | Input | Output | DIo | Y160 | Y152 | Y144 | $\ldots$ | Y24 | Y16 | Y8 |
|  |  |  |  | DI1 | Y159 | Y151 | Y143 | $\ldots$ | Y23 | Y15 | Y7 |
|  |  |  |  | DI2 | Y158 | Y150 | Y142 | $\ldots$ | Y22 | Y14 | Y6 |
|  |  |  |  | DI3 | Y157 | Y149 | Y141 | $\ldots$ | Y21 | Y13 | Y5 |
|  |  |  |  | DI4 | Y156 | Y148 | Y140 | $\ldots$ | Y20 | Y12 | Y4 |
|  |  |  |  | DI5 | Y155 | Y147 | Y139 | $\ldots$ | Y19 | Y11 | Y3 |
|  |  |  |  | DI6 | Y154 | Y146 | Y138 | $\ldots$ | Y18 | Y10 | Y2 |
|  |  |  |  | DI7 | Y153 | Y145 | Y137 | $\ldots$ | Y17 | Y9 | Y1 |

(Common Mode)

| MD | L/R | DATA TRANSFER DIRECTION | EIO 1 | $\mathrm{ElO}_{2}$ | DI7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | $\mathrm{Y} 160 \rightarrow \mathrm{Y} 1$ | Output | Input | X |
| (Single) | H | $\mathrm{Y} 1 \rightarrow \mathrm{Y} 160$ | Input | Output | X |
| $\begin{gathered} \mathrm{H} \\ \text { (Dual) } \end{gathered}$ | L | $\begin{gathered} \mathrm{Y} 160 \rightarrow \mathrm{Y} 81 \\ \mathrm{Y} 80 \rightarrow \mathrm{Y} 1 \end{gathered}$ | Output | Input | Input |
|  | H | $\frac{\mathrm{Y}_{1} \rightarrow \mathrm{Y}_{80}}{\mathrm{Y}_{81} \rightarrow \mathrm{Y}_{160}}$ | Input | Output | Input |

NOTES:

- L: Vss (0 V), H:Vdd (+2.5 to +5.5 V), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.


### 7.2.3 Connection examples of plural segment drivers

(c) When $L / R=$ " $L$ "

(d) When $L / R=$ " $H$ "


### 7.2.4 Timing chart of 4-device cascade connection of segment drivers



### 7.2.5 Connection examples for plural common drivers

(e) $\quad$ Single $\operatorname{Mode}(L / R=" L ")$

(f) $\quad$ Single $\operatorname{Mode}(L / R=" H ")$

(g) Dual Mode (L/R = "L")

(h) Dual mode (L/R = "H")


## 8. PRECAUTIONS

Precautions when connecting or disconnecting the power supply
This IC has a high-voltage LCD driver, so a high current that may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating may permanently damage it. The details are as follows,

- When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power
- It is advisable to connect the serial resistor (50 to $100 \Omega$ ) or fuse to the LCD drive power $V_{0}$ of the
system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on /DISPOFF function. After that, cancel the /DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level Vss on /DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.
When connecting the power supply, follow the recommended sequence shown here


## 9. ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | APPLICABLE PINS | RATING | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | VDD | VDD | -0.3~+7.0 | V | 1,2 |
| Supply voltage (2) | $\mathrm{V}_{0}$ | Vol, Vor | -0.3 ~+45.0 | V |  |
|  | $\mathrm{V}_{12}$ | $\mathrm{V}_{12 \mathrm{~L},} \mathrm{~V}_{12 \mathrm{R}}$ | $\mathrm{V}_{0}-10 \sim \mathrm{~V}_{0}+0.3$ | V |  |
|  | $\mathrm{V}_{43}$ | $\mathrm{V}_{43 L}$, V43R | -0.3 ~ Vss + 10 | V |  |
| Input voltage | V | D17-DIo, XCK, LP, L/R, FR, MD, S/C, $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$, /DISPOFF, TEST ${ }_{1}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Storage temperature | Tstg |  | -45 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. $\mathrm{TA}=+25^{\circ} \mathrm{C}$
2. The maximum applicable voltage on any pin with respect to $\mathrm{Vss}(0 \mathrm{~V})$.

## 10. RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | +2.5 |  | +5.5 | V | 1,2 |
| Supply voltage (2) | $\mathrm{V}_{0}$ | $\mathrm{~V}_{\mathrm{OL}}, \mathrm{V}_{0 \mathrm{R}}$ | +15.0 |  | +40.0 | V |  |
| Operating temperature | TopR |  | -25 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. The applicable voltage on any pin with respect to $\mathrm{Vss}(0 \mathrm{~V})$.
2. Ensure that voltages are set such that $\mathrm{V}_{\mathrm{ss}}<\mathrm{V}_{43}<\mathrm{V}_{12}<\mathrm{V}_{0}$.

## 11. ELECTRICAL CHARACTERISTICS

### 11.1 DC Characteristics

(Segment Mode) $\quad\left(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{0}=+15.0$ to +30.0 V , $\mathrm{Topr}^{2}=-25$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | $\mathrm{V}_{\text {IL }}$ |  | DI7-DIo, XCK, LP, L/R |  |  |  |  |  |$)$

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}, \mathrm{Vi}=\mathrm{V}_{\mathrm{SS}}$.
2. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}, \mathrm{fxck}=8 \mathrm{MHz}$, no-load, $\mathrm{El}=\mathrm{VDD}$. The input data is turned over by data taking clock (4-bit parallel input mode).
3. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}$, $\mathrm{fxck}=8 \mathrm{MHz}$, no-load, $\mathrm{El}=\mathrm{V}_{\text {ss }}$. The input data is turned over by data taking clock (4-bit parallel input mode).
4. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}, \mathrm{fxck}^{2}=8 \mathrm{MHz}$, fLp $=19.2 \mathrm{kHz}$, ffR $=80 \mathrm{~Hz}$, no-load. The input data is turned over by data taking clock (4-bit parallel input mode).
(Common Mode)

| PARAMETER | SYMBOL | CONDITIONS | APPLICABL E PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | VIL |  | DI7-DIo, XCK, LP, L/R |  |  | 0.2 VDD | V |  |
| Input "High" voltage | VIH |  | FR, MD, S/C, EIO1, EIO2, /DISPOFF | 0.8VDD |  |  | V |  |
| Output "Low" voltage | VoL | $\mathrm{loL}=+0.4 \mathrm{~mA}$ |  |  |  | +0.4 | V |  |
| Output "High" voltage | Vor | $\mathrm{loH}=-0.4 \mathrm{~mA}$ | $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ | Vod-0.4 |  |  | V |  |
| Input leakage current | ILII | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{ss}}$ | DI7-DIo, XCK, LP, LIR, FR, MD, S/C, EIO1, EIO2, /DISPOFF |  |  | -10.0 | $\mu \mathrm{A}$ |  |
|  | Іเн | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | DI6-DIo, LP, L/R, FR, MD, S/C, /DISPOFF |  |  | +10.0 | $\mu \mathrm{A}$ |  |
| Input pull-down current | IPD | $V_{1}=V_{D D}$ | $\mathrm{DIT}_{7}, \mathrm{XCK}, \mathrm{EIO}_{1}, \mathrm{EIO}_{2}$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\begin{array}{l\|l} \hline\|\Delta \mathrm{Von}\| & \\ =0.5 \mathrm{~V} & \mathrm{~V}_{0}=30 \mathrm{~V} \end{array}$ | $\mathrm{Y}_{1}-\mathrm{Y}_{160}$ |  | 1.0 | 1.5 | $\mathrm{k} \Omega$ |  |
| Standby current | ISPD |  | $V_{s s}$ |  |  | 50 | $\mu \mathrm{A}$ | 1 |
| Supply current (1) | lod |  | VDD |  |  | 80 | $\mu \mathrm{A}$ | 2 |
| Supply current (2) | 10 |  | VoL, Vor |  |  | 130 | $\mu \mathrm{A}$ | 2 |

## NOTES

1. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{Ss}}$
2. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}, \mathrm{f}_{\mathrm{LP}}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{FR}}=80 \mathrm{~Hz}, 1 / 240$ duty operation, no-load.

### 11.2 AC Characteristics

(Segment Mode 1) (Vss $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5$ to $+3.0 \mathrm{~V}, \mathrm{~V}_{0}=+15.0$ to +30.0 V , $\left.\mathrm{Topr}^{2}=-2510+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | $\mathrm{t}_{\mathrm{R}, \mathrm{tF}} \leq 11 \mathrm{~ns}$ | 125 |  |  | ns | 1 |
| Shift clock "H" pulse width | twckh |  | 51 |  |  | ns |  |
| Shift clock "L" pulse width | twckl |  | 51 |  |  | ns |  |
| Data setup time | tos |  | 30 |  |  | ns |  |
| Data hold time | tDH |  | 40 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 51 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tıD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tsL |  | 51 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tıs |  | 51 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tı. |  | 51 |  |  | ns |  |
| Enable setup time | ts |  | 36 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tsd |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | to | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 78 | ns |  |
| Output delay time (2) |  | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | t PD3 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES

1. Takes the cascade connection into consideration.
2. (twcк - twскн - twскц)/2 is maximum in the case of high speed operation.
(Segment Mode 2) ( $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V}_{0}=+15.0$ to +30.0 V , $\mathrm{T}_{\mathrm{OPR}}=-25$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | $\mathrm{t}_{\mathrm{R}, \mathrm{tF}} \leq 10 \mathrm{~ns}$ | 66 |  |  | ns | 1 |
| Shift clock "H" pulse width | twckh |  | 23 |  |  | ns |  |
| Shift clock "L" pulse width | twCKL |  | 23 |  |  | ns |  |
| Data setup time | tos |  | 15 |  |  | ns |  |
| Data hold time | toh |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tıD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tsL |  | 50 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tıs |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tıH |  | 30 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tsb |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | to | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 41 | ns |  |
| Output delay time (2) |  | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | $\mathrm{t}_{\text {PD3 }}$ | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES

1. Takes the cascade connection into consideration.
2. (twck - twскн - twckl)/2 is maximum in the case of high speed operation.
(Segment Mode 3) $\quad\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3.0\right.$ to $+4.5 \mathrm{~V}, \mathrm{~V}_{0}=+15.0$ to +30.0 V , $\left.\mathrm{TopR}^{2}=-2510+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \leq 10 \mathrm{~ns}$ | 82 |  |  | ns | 1 |
| Shift clock "H" pulse width | twскн |  | 28 |  |  | ns |  |
| Shift clock "L" pulse width | twckı |  | 28 |  |  | ns |  |
| Data setup time | tos |  | 20 |  |  | ns |  |
| Data hold time | toh |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tıD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tsL |  | 51 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tıs |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tıH |  | 30 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tsD |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twd |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | to | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 57 | ns |  |
| Output delay time (2) | tpD1, t PD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | $\mathrm{t}_{\text {PD3 }}$ | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES:

1. Takes the cascade connection into consideration.
2. (twck - twскн - twckl)/2 is maximum in the case of high speed operation.
(Common Mode) $\quad\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{0}=+15.0$ to +30.0 V , $\left.\mathrm{T}_{\mathrm{OPR}}=-2510+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twLp | $\mathrm{t}_{\mathrm{R},} \mathrm{t}_{\mathrm{F}} 20 \mathrm{~ns}$ | 250 |  |  | ns |
| Shift clock "H" pulse width | twLPH | $\begin{gathered} \mathrm{VDD}=5 \pm 0.5 \mathrm{~V} \\ \mathrm{~V} / \mathrm{DD}=25 \sim 4 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ |  |  | ns |
| Data setup time | tsu |  | 30 |  |  | ns |
| Data hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 50 |  |  | ns |
| Input signal rise time | tR |  |  |  | 50 | ns |
| Input signal fall time | tF |  |  |  | 50 | ns |
| DISPOFF removal time | tsp |  | 100 |  |  | ns |
| DISPOFF "L" pulse width | twdL |  | 1.2 |  |  | us |
| Output delay time (1) | tDL | CL=10pF |  |  | 200 | ns |
| Output delay time (2) | tPD1,tpD2 | CL=10pF |  |  | 1.2 | us |
| Output delay time (3) | tpD3 | CL=10pF |  |  | 1.2 | us |

11.3 Timing Chart of Segment Mode



Fig. 8 Timing Characteristics (3)
(Common Mode) (Vss $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{0}=+15.0$ to +30.0 V , $\mathrm{TopR}^{2}=-25$ to $+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twLp | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \leq 20 \mathrm{~ns}$ | 250 |  |  | ns |
| Shift clock "H" pulse width | twLph | $\mathrm{VDD}=+5.0 \pm 0.5 \mathrm{~V}$ | 15 |  |  | ns |
|  |  | $\mathrm{VDD}=+2.5+4.5 \mathrm{~V}$ | 30 |  |  | ns |
| Data setup time | tsu |  | 30 |  |  | ns |
| Data hold time | th |  | 50 |  |  | ns |
| Input signal rise time | tR |  |  |  | 50 | ns |
| Input signal fall time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns |
| DISPOFF removal time | tsD |  | 100 |  |  | ns |
| DISPOFF "L" pulse width | twDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |
| Output delay time (1) | tDL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 200 | ns |
| Output delay time (2) | tpD1, t PD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |
| Output delay time (3) | $\mathrm{t}_{\text {PD3 }}$ | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |

### 11.4 Timing Chart of Common Mode



## 12. APPLICATION CIRCUIT

### 12.1 Application Circuit for Module



### 12.2 Application Circuit for COG Layout ( Example )



## 13. PAD DIAGRAM



Unit: um

| PIN\# | Name | $\mathbf{X}$ | $\mathbf{Y}$ | PIN\# | Name | $\mathbf{X}$ | Y |
| :---: | :---: | :---: | :---: | :---: | :---: | ---: | ---: |
| 1 | L/R | -4538.6 | -406.9 | 34 | V34 | 4904.5 | -125.7 |
| 2 | VDD | -4227.0 | -409.7 | 35 | V12 | 4904.5 | 90.7 |
| 3 | S/C | -4074.5 | -406.9 | 36 | V0 | 4904.5 | 265.9 |
| 4 | EIO2 | -3607.4 | -406.9 | 37 | DUMMY_PAD | 4890.0 | 438.3 |
| 5 | DIO | -3413.4 | -406.9 | 38 | Y1 | 4770.0 | 383.8 |
| 6 | DI1 | -3056.4 | -406.9 | 39 | Y2 | 4710.0 | 383.8 |
| 7 | DI2 | -2862.4 | -406.9 | 40 | Y3 | 4650.0 | 383.8 |
| 8 | DI3 | -2505.9 | -406.9 | 41 | Y4 | 4590.0 | 383.8 |
| 9 | DI4 | -2311.9 | -406.9 | 42 | Y5 | 4530.0 | 383.8 |
| 10 | DI5 | -1955.6 | -406.9 | 43 | Y6 | 4470.0 | 383.8 |
| 11 | DI6 | -1761.6 | -406.9 | 44 | Y7 | 4410.0 | 383.8 |
| 12 | DI7 | -1355.9 | -406.9 | 45 | Y8 | 4350.0 | 383.8 |
| 13 | XCK | -1161.9 | -406.9 | 46 | Y9 | 4290.0 | 383.8 |
| 14 | DISPOFFB | -741.5 | -406.9 | 47 | Y10 | 4230.0 | 383.8 |
| 15 | DUMMY_PAD | -586.0 | -419.2 | 48 | Y11 | 4170.0 | 383.8 |
| 16 | DUMMY_PAD | -70.4 | -421.5 | 49 | Y12 | 4110.0 | 383.8 |
| 17 | DUMMY_PAD | 152.5 | -398.3 | 50 | Y13 | 4050.0 | 383.8 |
| 18 | DUMMY_PAD | 400.6 | -394.3 | 51 | Y14 | 3990.0 | 383.8 |
| 19 | DUMMY_PAD | 768.3 | -398.7 | 52 | Y15 | 3930.0 | 383.8 |
| 20 | DUMMY_PAD | 1183.9 | -398.7 | 53 | Y16 | 3870.0 | 383.8 |
| 21 | DUMMY_PAD | 1474.6 | -395.3 | 54 | Y17 | 3810.0 | 383.8 |
| 22 | DUMMY_PAD | 1595.8 | -411.9 | 55 | Y18 | 3750.0 | 383.8 |
| 23 | DUMMY_PAD | 2092.5 | -412.6 | 56 | Y19 | 3690.0 | 383.8 |
| 24 | DUMMY_PAD | 2318.2 | -404.5 | 57 | Y20 | 3630.0 | 383.8 |
| 25 | OPTION_VDD | 2744.0 | -407.1 | 58 | Y21 | 3570.0 | 383.8 |
| 26 | DUMMY_PAD | 3082.8 | -407.1 | 59 | Y22 | 3510.0 | 383.8 |
| 27 | LP | 3220.8 | -406.9 | 60 | Y23 | 3450.0 | 383.8 |
| 28 | EIO1 | 3701.6 | -406.9 | 61 | Y24 | 3390.0 | 383.8 |
| 29 | FR | 3895.6 | -406.9 | 62 | Y25 | 3330.0 | 383.8 |
| 30 | MD | 4313.0 | -406.9 | 63 | Y26 | 3270.0 | 383.8 |
| 31 | GND | 4525.0 | -406.9 | 64 | Y27 | 3210.0 | 383.8 |
| 32 | GND | 4720.4 | -404.3 | 65 | Y28 | 3150.0 | 383.8 |
| 33 | V5 | 4904.5 | -344.1 | 66 | Y29 | 3090.0 | 383.8 |
| 2 |  |  |  |  |  |  |  |
| 1 |  |  |  |  |  |  |  |


| 67 | Y30 | 3030.0 | 383.8 | 118 | Y81 | -30.0 | 383.8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 68 | Y31 | 2970.0 | 383.8 | 119 | Y82 | -90.0 | 383.8 |
| 69 | Y32 | 2910.0 | 383.8 | 120 | Y83 | -150.0 | 383.8 |
| 70 | Y33 | 2850.0 | 383.8 | 121 | Y84 | -210.0 | 383.8 |
| 71 | Y34 | 2790.0 | 383.8 | 122 | Y85 | -270.0 | 383.8 |
| 72 | Y35 | 2730.0 | 383.8 | 123 | Y86 | -330.0 | 383.8 |
| 73 | Y36 | 2670.0 | 383.8 | 124 | Y87 | -390.0 | 383.8 |
| 74 | Y37 | 2610.0 | 383.8 | 125 | Y88 | -450.0 | 383.8 |
| 75 | Y38 | 2550.0 | 383.8 | 126 | Y89 | -510.0 | 383.8 |
| 76 | Y39 | 2490.0 | 383.8 | 127 | Y90 | -570.0 | 383.8 |
| 77 | Y40 | 2430.0 | 383.8 | 128 | Y91 | -630.0 | 383.8 |
| 78 | Y41 | 2370.0 | 383.8 | 129 | Y92 | -690.0 | 383.8 |
| 79 | Y42 | 2310.0 | 383.8 | 130 | Y93 | -750.0 | 383.8 |
| 80 | Y43 | 2250.0 | 383.8 | 131 | Y94 | -810.0 | 383.8 |
| 81 | Y44 | 2190.0 | 383.8 | 132 | Y95 | -870.0 | 383.8 |
| 82 | Y45 | 2130.0 | 383.8 | 133 | Y96 | -930.0 | 383.8 |
| 83 | Y46 | 2070.0 | 383.8 | 134 | Y97 | -990.0 | 383.8 |
| 84 | Y47 | 2010.0 | 383.8 | 135 | Y98 | -1050.0 | 383.8 |
| 85 | Y48 | 1950.0 | 383.8 | 136 | Y99 | -1110.0 | 383.8 |
| 86 | Y49 | 1890.0 | 383.8 | 137 | Y100 | -1170.0 | 383.8 |
| 87 | Y50 | 1830.0 | 383.8 | 138 | Y101 | -1230.0 | 383.8 |
| 88 | Y51 | 1770.0 | 383.8 | 139 | Y102 | -1290.0 | 383.8 |
| 89 | Y52 | 1710.0 | 383.8 | 140 | Y103 | -1350.0 | 383.8 |
| 90 | Y53 | 1650.0 | 383.8 | 141 | Y104 | -1410.0 | 383.8 |
| 91 | Y54 | 1590.0 | 383.8 | 142 | Y105 | -1470.0 | 383.8 |
| 92 | Y55 | 1530.0 | 383.8 | 143 | Y106 | -1530.0 | 383.8 |
| 93 | Y56 | 1470.0 | 383.8 | 144 | Y107 | -1590.0 | 383.8 |
| 94 | Y57 | 1410.0 | 383.8 | 145 | Y108 | -1650.0 | 383.8 |
| 95 | Y58 | 1350.0 | 383.8 | 146 | Y109 | -1710.0 | 383.8 |
| 96 | Y59 | 1290.0 | 383.8 | 147 | Y110 | -1770.0 | 383.8 |
| 97 | Y60 | 1230.0 | 383.8 | 148 | Y111 | -1830.0 | 383.8 |
| 98 | Y61 | 1170.0 | 383.8 | 149 | Y112 | -1890.0 | 383.8 |
| 99 | Y62 | 1110.0 | 383.8 | 150 | Y113 | -1950.0 | 383.8 |
| 100 | Y63 | 1050.0 | 383.8 | 151 | Y114 | -2010.0 | 383.8 |
| 101 | Y64 | 990.0 | 383.8 | 152 | Y115 | -2070.0 | 383.8 |
| 102 | Y65 | 930.0 | 383.8 | 153 | Y116 | -2130.0 | 383.8 |
| 103 | Y66 | 870.0 | 383.8 | 154 | Y117 | -2190.0 | 383.8 |
| 104 | Y67 | 810.0 | 383.8 | 155 | Y118 | -2250.0 | 383.8 |
| 105 | Y68 | 750.0 | 383.8 | 156 | Y119 | -2310.0 | 383.8 |
| 106 | Y69 | 690.0 | 383.8 | 157 | Y120 | -2370.0 | 383.8 |
| 107 | Y70 | 630.0 | 383.8 | 158 | Y121 | -2430.0 | 383.8 |
| 108 | Y71 | 570.0 | 383.8 | 159 | Y122 | -2490.0 | 383.8 |
| 109 | Y72 | 510.0 | 383.8 | 160 | Y123 | -2550.0 | 383.8 |
| 110 | Y73 | 450.0 | 383.8 | 161 | Y124 | -2610.0 | 383.8 |
| 111 | Y74 | 390.0 | 383.8 | 162 | Y125 | -2670.0 | 383.8 |
| 112 | Y75 | 330.0 | 383.8 | 163 | Y126 | -2730.0 | 383.8 |
| 113 | Y76 | 270.0 | 383.8 | 164 | Y127 | -2790.0 | 383.8 |
| 114 | Y77 | 210.0 | 383.8 | 165 | Y128 | -2850.0 | 383.8 |
| 115 | Y78 | 150.0 | 383.8 | 166 | Y129 | -2910.0 | 383.8 |
| 116 | Y79 | 90.0 | 383.8 | 167 | Y130 | -2970.0 | 383.8 |
| 117 | Y80 | 30.0 | 383.8 | 168 | Y131 | -3030.0 | 383.8 |


| 169 | Y 132 | -3090.0 | 383.8 | 187 | Y 150 | -4170.0 | 383.8 |
| ---: | :---: | ---: | ---: | :--- | :---: | ---: | ---: |
| 170 | Y 133 | -3150.0 | 383.8 | 188 | Y 151 | -4230.0 | 383.8 |
| 171 | Y 134 | -3210.0 | 383.8 | 189 | Y 152 | -4290.0 | 383.8 |
| 172 | Y 135 | -3270.0 | 383.8 | 190 | Y 153 | -4350.0 | 383.8 |
| 173 | Y 136 | -3330.0 | 383.8 | 191 | Y 154 | -4410.0 | 383.8 |
| 174 | Y 137 | -3390.0 | 383.8 | 192 | Y 155 | -4470.0 | 383.8 |
| 175 | Y 138 | -3450.0 | 383.8 | 193 | Y 156 | -4530.0 | 383.8 |
| 176 | Y 139 | -3510.0 | 383.8 | 194 | Y 157 | -4590.0 | 383.8 |
| 177 | Y 140 | -3570.0 | 383.8 | 195 | Y 158 | -4650.0 | 383.8 |
| 178 | Y 141 | -3630.0 | 383.8 | 196 | Y 159 | -4710.0 | 383.8 |
| 179 | Y 142 | -3690.0 | 383.8 | 197 | Y 160 | -4770.0 | 383.8 |
| 180 | Y 143 | -3750.0 | 383.8 | 198 | DUMMY —PAD | -4890.0 | 438.3 |
| 181 | Y 144 | -3810.0 | 383.8 | 199 | V 0 | -4904.5 | 265.9 |
| 182 | Y 145 | -3870.0 | 383.8 | 200 | V 12 | -4904.5 | 90.7 |
| 183 | Y 146 | -3930.0 | 383.8 | 201 | V 34 | -4904.5 | -125.7 |
| 184 | Y 147 | -3990.0 | 383.8 | 202 | V 5 | -4904.5 | -344.1 |
| 185 | Y 148 | -4050.0 | 383.8 | 203 | GND | -4781.8 | -404.9 |
| 186 | Y 149 | -4110.0 | 383.8 |  |  |  |  |

13.1 Gold Bump size (unit: um)

| Pad No. | $X$ | $Y$ | Area $\left(u^{2}{ }^{2}\right)$ |
| :--- | :---: | :---: | :---: |
| $38 \sim 197$ | 45 | 72 | 3240 |
| $1 \sim 14,17,27 \sim 31$ | 60 | 60 | 5100 |
| $33 \sim 36,199 \sim 202$ | 58 | 62 | 3596 |
| $15,16,18,21 \sim 26$ | 38 | 60 | 2280 |
| 19,20 | 60 | 38 | 2280 |
| $37,198,32,203$ | 85 | 60 | 5100 |

Bump pad height (pad 1~198) $=18 \mathrm{um}$, strength $=30 \mathrm{~g}$

Appendix:
2000-May-16 Page1, modify pin configuration
2000-Jul-25.
Application circuit
2000-Aug-1 Pad allocation, Bump size

2000-Aug-9(version0.14) ......... change pad name V5 as Vss
2000-Aug-17(version 0.143) .... add pad 203 gold bump data
2000-Oct-9(version 0.152). add some bump information

2000-Nov-2(version 0.153) ...... correct pad name
2000/Dec/4(version0.16).......... update TCP(F18) information
2000/Dec/19(version 0.17)....... correct all V5 as Vss
2000/Dec/26(version 0.2)......... AC/DC data revise
2001/Feb/8(0.23)..................... correct segment mode MD=L/H=4/8 bit (section 7.2.2)
2001/Mar/1(0.24) ..................... gold bump strength=30g
2001/May/22(0.30).................Dual mode describe correct and COG application circuit (section 12.2)
2001/June/11(0.31)................Correct some wrong word mistake
2001/Aug/29(0.32)..................add Input/Output circuit
2001/Sep/28(0.33).................tSL MIN change to 51 , and change parameter name
2001/Oct/4(0.34)...................Correct AC characteristics column
2002/Jun/07(0.35)..................Change operating temperature from $-20^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$ to $-25^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$
2003/7/2(1.0)........................Change 1~14,17,27~32,203 Gold Bump size

