## Sitronix

## Dot Matrix Lcd 96 Output LCD Common/Segment driver IC

## DESCRIPTION

The ST8009 is a 96-output segment/common driver IC suitable for driving small/medium scale dot matrix LCD panels, and is used in PDA or electronic dictionary. The ST8009 is good as a segment driver or a common driver or a common/segment driver, and it can create low power consumption, high-resolution LCD. The ST8009 have eight modes can selected to set common and segment numbers by select pin. The ST8009 also have analog DC/DC converter to used

## FEATURES

- Number of LCD drive outputs: 96
- Supply voltage for LCD drive: Max +16 V
- Supply voltage for the logic system: +2.5 to +5.5 V
- Low power consumption and low output impedance
- Display duty selectable by internal select register

| SEL $_{2}$, SEL $_{1}$, SEL $_{0}$ | DUTY | BIAS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | -- | Segment mode |
| 0 | 0 | 1 | $1 / 16$ | $1 / 5$ or $1 / 4$ |
| 0 | 1 | 0 | $1 / 32$ | $1 / 6$ or $1 / 5$ |
| 0 | 1 | 1 | $1 / 48$ | $1 / 7$ or $1 / 5$ |
| 1 | 0 | 0 | $1 / 64$ | $1 / 9$ or $1 / 7$ |
| 1 | 0 | 1 | $1 / 80$ | $1 / 9$ or $1 / 7$ |
| 1 | 1 | 0 | $1 / 96$ | $1 / 10$ or $1 / 8$ |
| 1 | 1 | 1 | $1 / 96$ | $1 / 10$ or $1 / 8$ |

- Low-power liquid crystal display power supply circuit equipped internally.

Booster circuit (with Boost ratio of 2X/3X/4X/5X/6X)
Regulator circuit
Follower circuit

- Abundant command functions

LCD bias set, electronic volume, $\mathrm{V}_{\text {SS }}$ voltage regulation internal resistor ratio and booster frequency. All Functions have initial value, user can set by programmable.

- Package: 124-pin COB.


## Sitronix

(Segment mode)

- Shift clock frequency
-20 MHz (MAX.): $\mathrm{V}_{\mathrm{DD}}=+5.0 \pm 0.5 \mathrm{~V}$
-15 MHz (MAX.): $\mathrm{V}_{\mathrm{DD}}=+3.0$ to +4.5 V
-12 MHz (MAX.): Vdd $=+2.5$ to +3.0 V
- Adopts a data bus system
- 4-bit parallel / serial input modes are selectable by programmable.
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 16, 32, 48, 64, 80, 96 bits of input data
- Line latch circuits are reset when XDISPOFF active


## (Common mode)

- Shift clock frequency: 4 MHz (MAX.)
- Built-in X-bit shift register
- Available in a single mode
- $\mathrm{Y}_{1->}>\mathrm{Y}_{x}$ Single mode
$Y_{x}->Y_{1}$ Single mode
PS:X=16, 32, 48, 64, 64, 80, 96
The above 4 shift directions are register selectable
- Shift register circuits are reset when XDISPOFF active


## PAD ARRANGEMENT

Chip size: 5070.0(um) x1790.0 (um)
Pad size : 80 (um) x80 (um)
Pad pin pitch: 100 (um) ~ 140 (um)
Origin : chip center $(0,0)$
Chip Thickness : 19 mil


Substrate Connect to Vss.

Pad Configuration

| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | CS[86] | 2450 | 810 |
| 2 | CS[87] | 2310 | 810 |
| 3 | CS[88] | 2180 | 810 |
| 4 | CS[89] | 2060 | 810 |
| 5 | CS[90] | 1950 | 810 |
| 6 | CS[91] | 1850 | 810 |
| 7 | CS[92] | 1750 | 810 |
| 8 | CS[93] | 1650 | 810 |
| 9 | CS[94] | 1550 | 810 |
| 10 | CS[95] | 1450 | 810 |
| 11 | VOUT | 1350 | 810 |
| 12 | CAP3P | 1250 | 810 |
| 13 | CAP1N | 1150 | 810 |
| 14 | CAP1P | 1050 | 810 |
| 15 | CAP2P | 950 | 810 |
| 16 | CAP2N | 850 | 810 |
| 17 | CAP4P | 750 | 810 |
| 18 | CAP5P | 650 | 810 |
| 19 | Vo | 550 | 810 |
| 20 | V1 | 450 | 810 |
| 21 | V2 | 350 | 810 |
| 22 | V3 | 250 | 810 |
| 23 | V4 | 150 | 810 |
| 24 | ED[3] | 50 | 810 |
| 25 | ED[2] | -50 | 810 |
| 26 | ED[1] | -150 | 810 |
| 27 | ED[0] | -250 | 810 |
| 28 | EIO1 | -350 | 810 |
| 29 | EIO2 | -450 | 810 |
| 30 | XCKPAD | -550 | 810 |
| 31 | X DISPAD | -650 | 810 |
| 32 | SIDPAD | -750 | 810 |


| Pad No. | Function | X | Y |
| :---: | ---: | ---: | ---: |
| 33 |  |  |  |
|  | SCLKPAD | -850 | 810 |
| 34 | FRPAD | -950 | 810 |
| 35 | LP2PAD | -1050 | 810 |
| 36 | LP1PAD | -1150 | 810 |
| 37 | VSS | -1250 | 810 |
| 38 | VDD | -1350 | 810 |
| 39 | CS[0] | -1450 | 810 |
| 40 | CS[1] | -1550 | 810 |
| 41 | CS[2] | -1650 | 810 |
| 42 | CS[3] | -1750 | 810 |
| 43 | CS[4] | -1850 | 810 |
| 44 | CS[5] | -1950 | 810 |
| 45 | CS[6] | -2060 | 810 |
| 46 | CS[7] | -2180 | 810 |
| 47 | CS[8] | -2310 | 810 |
| 48 | CS[9] | -2450 | 810 |
| 49 | CS[10] | -2450 | 680 |
| 50 | CS[11] | -2450 | 560 |
| 51 | CS[12] | -2450 | 450 |
| 52 | CS[13] | -2450 | 350 |
| 53 | CS[14] | -2450 | 250 |
| 54 | CS[15] | -2450 | 150 |
| 55 | CS[16] | -2450 | 50 |
| 56 | CS[17] | -2450 | -50 |
| 57 | CS[18] | -2450 | -150 |
| 58 | CS[19] | -2450 | -250 |
| 59 | CS[20] | -2450 | -350 |
| 60 | CS[21] | -2450 | -450 |
| 61 | CS[22] | -2450 | -560 |
| 62 | CS[23] | -2450 | -680 |
| 63 | CS[24] | -2450 | -810 |
| 64 | CS[25] | -2310 | -810 |
|  |  |  |  |
| 30 |  |  |  |


| Pad No. | Function | X | Y |
| :---: | :---: | :---: | :---: |
| 65 | CS[26] | -2180 | -810 |
| 66 | CS[27] | -2060 | -810 |
| 67 | CS[28] | -1950 | -810 |
| 68 | CS[29] | -1850 | -810 |
| 69 | CS[30] | -1750 | -810 |
| 70 | CS[31] | -1650 | -810 |
| 71 | CS[32] | -1550 | -810 |
| 72 | CS[33] | -1450 | -810 |
| 73 | CS[34] | -1350 | -810 |
| 74 | CS[35] | -1250 | -810 |
| 75 | CS[36] | -1150 | -810 |
| 76 | CS[37] | -1050 | -810 |
| 77 | CS[38] | -950 | -810 |
| 78 | CS[39] | -850 | -810 |
| 79 | CS[40] | -750 | -810 |
| 80 | CS[41] | -650 | -810 |
| 81 | CS[42] | -550 | -810 |
| 82 | CS[43] | -450 | -810 |
| 83 | CS[44] | -350 | -810 |
| 84 | CS[45] | -250 | -810 |
| 85 | CS[46] | -150 | -810 |
| 86 | CS[47] | -50 | -810 |
| 87 | CS[48] | 50 | -810 |
| 88 | CS[49] | 150 | -810 |
| 89 | CS[50] | 250 | -810 |
| 90 | CS[51] | 350 | -810 |
| 91 | CS[52] | 450 | -810 |
| 92 | CS[53] | 550 | -810 |
| 93 | CS[54] | 650 | -810 |
| 94 | CS[55] | 750 | -810 |
| 95 | CS[56] | 850 | -810 |
| 96 | CS[57] | 950 | -810 |
| 97 | CS[58] | 1050 | -810 |


| Pad No. | Function | X | Y |
| :---: | ---: | ---: | ---: |
| 98 | CS[59] | 1150 | -810 |
| 99 | CS[60] | 1250 | -810 |
| 100 | CS[61] | 1350 | -810 |
| 101 | CS[62] | 1450 | -810 |
| 102 | CS[63] | 1550 | -810 |
| 103 | CS[64] | 1650 | -810 |
| 104 | CS[65] | 1750 | -810 |
| 105 | $C S[66]$ | 1850 | -810 |
| 106 | $C S[67]$ | 1950 | -810 |
| 107 | $C S[68]$ | 2060 | -810 |
| 108 | $C S[69]$ | 2180 | -810 |
| 109 | $C S[70]$ | 2310 | -810 |
| 110 | $C S[71]$ | 2450 | -810 |
| 111 | $C S[72]$ | 2450 | -680 |
| 112 | $C S[73]$ | 2450 | -560 |
| 113 | $C S[74]$ | 2450 | -450 |
| 114 | $C S[75]$ | 2450 | -350 |
| 115 | $C S[76]$ | 2450 | -250 |
| 116 | $C S[77]$ | 2450 | -150 |
| 117 | $C S[78]$ | 2450 | -50 |
| 118 | $C S[79]$ | 2450 | 50 |
| 119 | $C S[80]$ | 2450 | 150 |
| 120 | $C S[81]$ | 2450 | 250 |
| 121 | $C S[82]$ | 2450 | 350 |
| 122 | $C S[83]$ | 2450 | 450 |
| 123 | $C S[84]$ | 2450 | 560 |
| 124 | $C S[85]$ | 2450 | 680 |
|  |  |  |  |

PIN DESCRIPTION

| SYMBOL | I/O | DESCRIPTION | No of Num |
| :---: | :---: | :---: | :---: |
| COMSEG0-COMSEG95 | O | LCD drive output | 96 |
| $\mathrm{V}_{0} \sim \mathrm{~V}_{4}$ | P | Power supply for LCD drive | 5 |
| VDD | P | Power supply for logic system (+2.5 to +5.5 V) | 1 |
| $\mathrm{ElO}_{2}, \mathrm{ElO}_{1}$ | I/O | Input/output for chip selection at segment mode and FLM input output function at com/seg mix mode or common mode | 2 |
| DIo-DI3 | 1 | Display data input at segment mode | 4 |
| XCK | 1 | Clock input for taking display data at segment mode | 1 |
| XDISPOFF | 1 | Control input for output of non-select level | 1 |
| LP1 | 1 | Latch pulse input for display data at segment mode | 1 |
| LP2 | 1 | Shift clock input for shift register at common mode | 1 |
| FR | 1 | AC-converting signal input for LCD drive waveform | 1 |
| Vss | P | Ground (0 V) | 1 |
| CAP1- | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP1+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | 1 |
| CAP2- | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP2+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP3+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. | 1 |
| CAP4+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. | 1 |
| CAP5+ | O | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. |  |
| VOUT | O | DC/DC voltage converter. Connect a capacitor between this terminal and VSS. | 1 |
| SID | 1 | The command data. See Figure1 | 1 |
| SCLK | I | The serial clock input. See Figure1 | 1 |

## BLOCK DIAGRAM

COMSEG[96:1]


## NPUT/OUTPUT CIRCUITS



Input Circuit (1)


Input Circuit (2)


Input/Output Circuit

## FUNCTIONAL DESCRIPTION

(Segment mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| VdD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| $\begin{gathered} V_{0} V_{1} \\ V_{2} V_{3} \\ V_{4} \end{gathered}$ | This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below. $V_{0} \geqq V_{1} \geqq V_{2} \geqq V_{3} \geqq V_{4} \geqq V_{s s}$ <br> When the power supply turns on, the internal power supply circuits produce the V 1 to V 4 voltages shown below. The voltage settings are selected using the LCD bias set command. |
| DI3-DI0 | Input pins for display data <br> - In 4-bit parallel input mode, input data into the 4 pins, Dl3-Dlo. <br> - In serial input mode, input data into the 1 pin, Dl . <br> Then $\mathrm{Dl}_{3}$-DI ${ }_{1}$ must connect to $\mathrm{V}_{\text {ss }}$. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| LP1 | Latch pulse input pin for display data <br> - Data is latched at the falling edge of the clock pulse. |
| XDISPOFF | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to VSS level "L", the LCD drive output pins (COMSEG1-COMSEG96) are set to level Vss. <br> -When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of XDISPOFF. When the XDISPOFF function is canceled, the driver outputs non-select level ( $\mathrm{V}_{2}$ or $\mathrm{V}_{3}$ ), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if XDISPOFF removal time does not correspond to what is shown in AC characteristics, it cannot output the reading data correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ | Input/output pins for chip selection. |


|  | AT segment mode: <br> -When L/R register is set ' 0 ' , $E I O_{1}$ is set for output, and $\mathrm{EIO}_{2}$ is set for input(connect to Vss). <br> - When L/R register is set ' 1 ', EIO1 is set for input(connect to Vss), and EIO ${ }_{2}$ is set for output. <br> - During output, set to " H " while LP • XCK is " H " and after 96 bits of data have been read, set to "L" for one cycle (from falling edge to failing edge of XCK), after which it returns to " H ". During input, the chip is selected while El is set to "L" after the LP signal is input. The chip is non-selected after 96 bits of data have been read. |
| :---: | :---: |
| $\begin{aligned} & \text { COMSEG }_{1} \\ & - \text { COMSEG }_{96} \end{aligned}$ | LCD drive output pins <br> - Corresponding directly to each bit of the data latch, one level $\left(\mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{\mathrm{ss}}\right)$ is selected and output. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| CAP1- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP1+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. |
| CAP2- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP2+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP3+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. |
| CAP4+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| VOUT | DC/DC voltage converter. Connect a capacitor between this terminal and VSS. |
| SID | The serial command data. See Figure1 |
| SCLK | The serial clock input. See Figure1 |

(Common mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| VdD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| $\begin{gathered} V_{0}, V_{1} \\ V_{2}, V_{3} \\ V_{4} \end{gathered}$ | This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. $V_{0} \geqq V_{1} \geqq V_{2} \geqq V_{3} \geqq V_{4} \geqq V_{s s}$ <br> When the power supply turns ON , the internal power supply circuits produce the V 1 to V 4 voltages shown below. The voltage settings are selected using the LCD bias set command. |
| LP2 | Shift clock pulse input pin for bi-directional shift register <br> - * Data is shifted at the falling edge of the clock pulse. <br> -When use gray scale mode, then must use the pin. <br> -When use monochrome mode, then the pin should be connected with LP1 together. |
| XDISPOFF | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to Vss level "L", the LCD drive output pins (COMSEGo-COMSEGx) are set to level Vss. <br> -When set to "L", the contents of the shift register are reset to not reading data. When the /DISPOFF function is canceled, the driver outputs non-select level $\left(V_{1}\right.$ or $\left.V_{4}\right)$, and the shift data is read at the next falling edge of the LP. At that time, if /DISPOFF removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. <br> - The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| DI3-DIo | Not used. Connect $\mathrm{Dl}_{3}$-Dlo to Vss, not floating. |
| XCK | Not used <br> - XCK is pulled down in common mode, so connect to Vss . |
| COMSEG ${ }_{0}$-COMSEG95 | LCD drive output pins <br> - Corresponding directly to each bit of the shift register, one level ( $\mathrm{V}_{0} \mathrm{~V}_{1}, \mathrm{~V}_{4}$, or $\mathrm{V}_{\text {ss }}$ ) is Selected and output. <br> Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |


| $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ | Shift data Input/output pins for shift register <br> - EIO 1 is output pin when L/R is at Vss level " $L$ ", EIO 1 is input pin when L/R is at Vdd level "H" <br> - When L/R register $=$ ' 1 ', EIO 1 is used as input pin, it will be connect to FLM. <br> - When L/R register ='0', EIO1 is used as output pin, it won't be connect to FLM. <br> - $E I O_{2}$ is input pin when L/R is at Vss level "L", EIO 1 is output pin when L/R is at Vdd level " H " <br> - When L/R register ='1', EIO 2 is used as output pin, it won't be connect to FLM, <br> - When L/R register ='0', EIO 2 is used as input pin, it will be connect to FLM <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| :---: | :---: |
| CAP1- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2terminal. |
| CAP1+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1terminal. |
| CAP2- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2terminal. |
| CAP2+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2terminal. |
| CAP3+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1terminal. |
| CAP4+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2terminal. |
| VOUT | DC/DC voltage converter. Connect a capacitor between this terminal and VSS. |
| SID | The serial command data. See Figure1 |
| SCLK | The serial clock input. See Figure1 |

(common /segment mix mode)

| SYMBOL | FUNCTION |
| :---: | :---: |
| VDD | Logic system power supply pin, connected to +2.5 to +5.5 V . |
| Vss | Ground pin, connected to 0 V . |
| $\begin{gathered} \mathrm{V}_{0} \mathrm{~V}_{1} \\ \mathrm{~V}_{2} \mathrm{~V}_{3} \\ \mathrm{~V}_{4} \end{gathered}$ | This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VSS, and must maintain the relative magnitudes shown below. $V_{0} \geqq V_{1} \geqq V_{2} \geqq V_{3} \geqq V_{4} \geqq V_{s s}$ <br> When the power supply turns ON, the internal power supply circuits produce the V1to V4voltages shown below. The voltage settings are selected using the LCD bias set command. |
| Dl3-Dlo | Input pins for display data <br> - In 4-bit parallel input mode, input data into the 4 pins, DI3-DIo. <br> - In serial input mode, input data into the 1 pin,Dlo. <br> Connect DI 3 -Dl 1 to $\mathrm{V}_{\mathrm{ss}}$. <br> - Refer to "RELATIONSHIP BETWEEN THE DISPLAY DATAAND LCD DRIVE OUTPUT PINS" in Functional Operations. |
| XCK | Clock input pin for taking display data <br> * Data is read at the falling edge of the clock pulse. |
| LP1 | Latch pulse input pin for display data <br> - Data is latched at the falling edge of the clock pulse. |
| LP2 | Shift clock pulse input pin for bi-directional shift register <br> - * Data is shifted at the falling edge of the clock pulse. <br> -When use gray scale mode, then must use the pin. <br> -When use monochrome mode, then the pin should be connected with LP1 together. |
| XDISPOFF | Control input pin for output of non-select level <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - When set to VSS level "L", the LCD drive output pins (COMSEG ${ }_{0}$-COMSEG95) are set to level Vss. <br> - When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of XDISPOFF. When the XDISPOFF function is canceled, the driver outputs non-select level ( $\mathrm{V}_{2}$ or $\mathrm{V}_{3}$ ), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if XDISPOFF removal time does not correspond to what is shown in AC characteristics, it cannot output the reading data correctly. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| FR | AC signal input pin for LCD drive waveform <br> - The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. <br> - Normally it inputs a frame inversion signal. |


|  | - The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. <br> - Table of truth-values is shown in "TRUTH TABLE" in Functional Operations. |
| :---: | :---: |
| $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ | Input/output pins for chip selection <br> AT common/segment mode: <br> -When L/R register is ' 0 ' , EIO 1 is set output, and $\mathrm{EIO}_{2}$ is set for input. <br> $\mathrm{EIO}_{1}$ : segment chip enable output, as default segment is enabled internally and be non-selected after $16,32,48,64$ or 80 bits of data have been read. Depend on select mode. <br> $\mathrm{ElO}_{2}$ :common shift data input, no sift data output <br> - When L/R register is ' 1 ', EIO 1 is set for input, and $\mathrm{EIO}_{2}$ is set for output. <br> EIO : :common shift data, no shift data output <br> $\mathrm{EIO}_{2}$ : segment chip enable output, as default segment is enabled internally and be non-selected after 16,32,48,64 or 80 bits of data have been read. Depend on select mode. <br> - During output, set to " H " while LP • XCK is "H" and after 96 bits of data have been read, set to "L" for one cycle (from falling edge to failing edge of XCK), after which it returns to " H ". During input, the chip is selected while El is set to "L" after the LP signal is input. The chip is non-selected after 96 bits of data have been read. |
| $\begin{gathered} \text { COMSEG }_{1} \\ - \text { COMSEG }_{96} \end{gathered}$ | LCD drive output pins <br> - Corresponding directly to each bit of the data latch, one level $\left(\mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3}, \mathrm{~V}_{\mathrm{ss}}\right)$ is selected and output. <br> - Table of truth values is shown in "TRUTH TABLE" in Functional Operations. |
| CAP1- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP1+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1-terminal. |
| CAP2- | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP2+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| CAP3+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal. |
| CAP4+ | DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal. |
| VOUT | DC/DC voltage converter. Connect a capacitor between this terminal and VSS. |
| XCS | This is the command mode select pin. When XCS="L" then write command to the LCD, when not used the command mode then must fixed to Vdd. See Figure1 |
| SID | The command data. See Figure1 |
| SCLK | The serial clock input. See Figure1 |

Functional Operations
TRUTH TABLE
(Segment Mode)

| FR | LATCH DATA | /DISPOFF | LCD DRIVE OUTPUT VOLTAGE LEVEL <br> (COMSEGO-COMSEG95) |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{3}$ |
| L | H | H | $\mathrm{V}_{\mathrm{ss}}$ |
| H | L | H | $\mathrm{V}_{2}$ |
| H | H | H | $\mathrm{V}_{0}$ |
| X | X | L | $\mathrm{V}_{\mathrm{ss}}$ |

(Common Mode)

| FR | LATCH DATA | /DISPOFF | LCD DRIVE OUTPUT VOLTAGE LEVEL <br> (COMSEGO-COMSEG95) |
| :---: | :---: | :---: | :---: |
| L | L | H | $\mathrm{V}_{4}$ |
| L | H | H | $\mathrm{V}_{0}$ |
| H | L | H | $\mathrm{V}_{1}$ |
| H | H | H | $\mathrm{V}_{\mathrm{ss}}$ |
| X | X | L | $\mathrm{V}_{\mathrm{ss}}$ |

## NOTES:

- L : Vss (0 V), H : Vod (+2.5 to +5.5 V ), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
Supply regular voltage that is assigned by specification for each power pin.

Sitronix
RELATIONSHIP BETWEEN THE DISPLAY DATA AND LCD DRIVE OUTPUT PINS
(Segment Mode)
(A) 4-bit Parallel Input Mode

| L/R | $E \mathrm{EIO}_{1}$ | $\mathrm{ElO}_{2}$ | DATA <br> INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 24 CLOCK | 23 CLOCK | 22 CLOCK | $\ldots$ | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Output | Input | DIo | COMSEG0 | COMSEG4 | COMSEG8 | $\ldots$ | COMSEG84 | COMSEG88 | COMSEG92 |
|  |  |  | Dl1 | COMSEG1 | COMSEG5 | COMSEG9 | $\ldots$ | COMSEG85 | COMSEG89 | COMSEG93 |
|  |  |  | DI2 | COMSEG2 | COMSEG6 | COMSEG10 | $\ldots$ | COMSEG86 | COMSEG90 | COMSEG94 |
|  |  |  | DI3 | COMSEG3 | COMSEG7 | COMSEG11 | $\ldots$ | COMSEG87 | COMSEG91 | COMSEG95 |
| H | Input | Output | DIo | COMSEG95 | COMSEG91 | COMSEG87 | ... | COMSEG11 | COMSEG7 | COMSEG3 |
|  |  |  | DI1 | COMSEG94 | COMSEG90 | COMSEG86 | ... | COMSEG10 | COMSEG6 | COMSEG2 |
|  |  |  | DI2 | COMSEG93 | COMSEG89 | COMSEG85 | $\ldots$ | COMSEG9 | COMSEG5 | COMSEG1 |
|  |  |  | DI3 | COMSEG92 | COMSEG88 | COMSEG84 | $\ldots$ | COMSEG8 | COMSEG4 | COMSEG0 |

(B) Serial Input Mode

| L/R | EIO 1 | $\mathrm{ElO}_{2}$ | DATA <br> INPUT | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 120 CLOCK | 119 CLOCK | 118 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Output | Input | DIo | COMSEGo | COMSEG1 | COMSEG2 | ... | COMSEG93 | COMSEG94 | COMSEG95 |
|  |  |  | DI1 | X | X | X | X | X | X | X |
|  |  |  | DI2 | X | X | X | X | X | X | X |
|  |  |  | DI3 | X | X | X | X | X | X | X |
| H | Input | Output | DIo | COMSEG95 | COMSEG94 | COMSEG93 | $\ldots$ | COMSEG2 | COMSEG1 | COMSEG0 |
|  |  |  | DI1 | X | X | X | X | X | X | X |
|  |  |  | D12 | X | X | X | X | X | X | X |
|  |  |  | DI3 | X | X | X | X | X | X | X |

(Common Mode)

| L/R | DATA TRANSFER DIRECTION | EIO $_{1}$ | EIO $_{2}$ |
| :---: | :---: | :---: | :---: |
| L | COMSEG95 $\rightarrow$ COMSEG 0 | Output | Input |
| H | COMSEG $0 \rightarrow$ COMSEG95 | Input | Output |

Sitronix
MIX MODE(SEGMENT/ COMMON MODE)
When (SEL2,SEL1,SELO) $=(0,1,0) \rightarrow$ SELECT THE 32 COM / 64 SEGMENT MODE THEN SEGMENT SIDE OF MIX MODE
(A) 4-bit Parallel Input Mode

| L/R | ElO ${ }_{1}$ | $\mathrm{ElO}_{2}$ | $\begin{array}{c\|} \text { DATA } \\ \text { INPUT } \end{array}$ | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 16 CLOCK | 15 CLOCK | 14 CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Seg_end Output | $\begin{gathered} \text { Com_FLM } \\ \text { Input } \end{gathered}$ | DIo | COMSEG0 | COMSEG4 | COMSEG8 | $\ldots$ | COMSEG52 | COMSEG56 | COMSEG60 |
|  |  |  | DI1 | COMSEG1 | COMSEG5 | COMSEG9 | ... | COMSEG53 | COMSEG57 | COMSEG61 |
|  |  |  | D12 | COMSEG2 | COMSEG6 | COMSEG10 | .. | COMSEG54 | COMSEG58 | COMSEG62 |
|  |  |  | DI3 | COMSEG3 | COMSEG7 | COMSEG11 | ... | COMSEG55 | COMSEG59 | COMSEG63 |
| H | $\begin{gathered} \text { Com_FLM } \\ \text { Input } \end{gathered}$ | Seg_end Output | DIo | COMSEG95 | COMSEG91 | COMSEG87 | ... | COMSEG43 | COMSEG39 | COMSEG35 |
|  |  |  | D11 | COMSEG94 | COMSEG90 | COMSEG86 | ... | COMSEG42 | COMSEG38 | COMSEG34 |
|  |  |  | D12 | COMSEG93 | COMSEG89 | COMSEG85 | ... | COMSEG41 | COMSEG37 | COMSEG33 |
|  |  |  | DI3 | COMSEG92 | COMSEG88 | COMSEG84 | ... | COMSEG40 | COMSEG36 | COMSEG32 |

(B) Serial Input Mode

| L/R | EIO ${ }_{1}$ | $\mathrm{ElO}_{2}$ | DATA | NUMBER OF CLOCKS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | INPUT | 64 CLOCK | 63 CLOCK | 62CLOCK | ... | 3 CLOCK | 2 CLOCK | 1 CLOCK |
| L | Seg_end <br> Output | Com_FLM Input | Dlo | COMSEG0 | COMSEG1 | COMSEG2 | ... | COMSEG61 | COMSEG62 | COMSEG63 |
|  |  |  | DI1 | X | X | X | X | X | X | X |
|  |  |  | DI2 | X | X | X | X | X | X | X |
|  |  |  | DI3 | X | X | X | X | X | X | X |
| H | Com_FLMInput | Seg_end Output | DIo | COMSEG95 | COMSEG94 | COMSEG93 | ... | COMSEG34 | COMSEG33 | COMSEG32 |
|  |  |  | D11 | X | X | X | x | X | X | X |
|  |  |  | DI2 | X | X | X | X | X | X | X |
|  |  |  | DI3 | X | X | X | X | X | X | X |

COMMON SIDE OF MIX MODE

| L/R | DATA TRANSFER DIRECTION | EIO $_{1}$ | EIO $_{2}$ |
| :---: | :---: | :---: | :---: |
| L | COMSEG95 $\rightarrow$ COMSEG62 | Seg_end output | Input |
| H | COMSEG $0 \rightarrow$ COMSEG31 | Input | Seg_end output |

NOTES:

- L: Vss ( 0 V ), H: Vdo (+2.5 to +5.5 V ), X : Don't care
- "Don't care" should be fixed to "H" or "L", avoiding floating.

Connection examples of plural segment drivers in 4-bits interface( 288 segment)
(a) When the $L / R$ register set " $L$ " level

(b) When the $L / R$ register set " $H$ " level


## Timing chart of 4-device cascade connection of segment drivers



Connection examples for signal common drivers ( 96 common)
(c) When the $L / R$ register set " $L$ " level

(d) When the $L / R$ register set " $H$ " level


Connection examples for plural common/segment (mix mode) drivers
The mix mode is $1 / 16,1 / 32,1 / 48,1 / 64,1 / 80,1 / 96$ duty mode
(e) When the $L / R$ register set " $L$ " level

(f) When the $L / R$ register set " $H$ " level


## PRECAUTIONS

## Precautions when connecting or disconnecting the power supply

This IC has a high-voltage LCD driver, so a high current that may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating may permanently damage it. The details are as follows,

When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power

And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on XDISPOFF function. After that, cancel the XDISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level Vss on XDISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power.
When connecting the power supply, follow the recommended sequence shown here


## DESCRIPTION FUNCTIONS

## The MPU Interface

Selecting the Interface Type
With the ST8012 chips, data transfers are done through an 4-bit parallel data bus (D3 to D0) or through a serial data input (SI). Through selecting the P/S regoster to the "H" or "L" it is possible to select either parallel data input or serial data input as shown in Table 1.

Table 1

| P/S register | $\mathbf{D}_{0}$ | $\mathbf{D}_{3} \sim \mathbf{D}_{1}$ |
| :--- | :---: | :---: |
| H: Parallel Input | Do | D $_{3} \sim D_{1}$ |
| L: Serial Input | SI | VDD |

## Command Serial Interface

With the ST8009 chips, command data transfers are done through a serial data input. And it's timing show in
Figure1.

## Serial Interface

The serial interface send the commands sent via the serial Interface. It could send command it to the register. The two lines are a Serial Data line (SDI) and a Serial Clock line (SCLK). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDI line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig. 2.

## START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.3.


Fig . 2 Bit transfer


Fig . 3 Definition of START and STOP conditions

## The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels required for the LCD drivers. They are Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation, when the mode is in common mode or common/segment mode. The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the voltage follower circuits ON or OFF independently through the use of the Power Control Set command. Consequently, it is possible to make an external power supply and the internal power supply function somewhat in parallel. Table 2 shows the Power Control Set Command 3-bit data control function, and Table 3 shows reference combinations.

Table2

| bit |  | Function |  | Status |  |
| :---: | :---: | :--- | :--- | :--- | :---: |
|  |  |  | "1" | "0" |  |
| D2 | D1 | D0 | Booster circuit control bit | ON |  |
| D2 | D1 | D0 | Voltage regulator circuit control bit (V/R circuit) | ON |  |
| D2 | D1 | D0 | Voltage follower circuit control bit (V/F circuit) | ON |  |

The Control Details of Each Bit of the Power Control Set Command

## Table3

| Use Settings | Com Seg | D2 | Voltage booster | Voltage regulator | Voltage follower | External <br> voltage <br> input | Step-up voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Only the internal power supply is used | Com <br> mode | 1 | ON | ON | ON | VDD | Used |
| Only the voltage regulator circuit and the voltage follower circuit are used | Com/Seg mode | 0 | OFF | ON | ON | VOUT, VDD | Open |
| Only the internal power supply is used |  | 1 | ON | ON | ON | VDD | Used |
| Only the voltage regulator circuit and the voltage follower circuit are used | mode | 0 | OFF | ON | ON | VOUT, VDD | Open |

## The Step-up Voltage Circuits

Using the step-up voltage circuits equipped within the ST8009 chips it is possible to product a $2 \mathrm{X}, 3 \mathrm{X}, 4 \mathrm{X}, 5 \mathrm{X}$ or 6 X step-up of the VDD - Vss voltage levels.

6X step-up:
Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, between CAP2+ and CAP4-,between CAP1+ and CAP5-, and between VDD and Vout, to produce a voltage level in the negative direction at the Vout terminal that is 6 times the voltage level between VdD and Vss.

5 X step-up:
Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, between CAP2+ and CAP4-, and between VDD and Vout, to produce a voltage level in the negative direction at the VOUT terminal that is 5 times the voltage level between VDD and Vss.

## 4X

step-up:
Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2-, between CAP1+ and CAP3-, and between VDD and Vout, to produce a voltage level in the negative direction at the Vout terminal that is 4 times the voltage level between VDD and Vss.
$3 X$ step-up:
Connect capacitor C1 between CAP1+ and CAP1-, between CAP2+ and CAP2- and between VDD and Vout,and short between CAP3- and Vout to produce a voltage level in the negative direction at the Vout terminal that is 3 times the voltage difference between VDD and Vss. The step-up voltage relationships are shown in Figure4.

2X step-up:
Connect capacitor C1 between CAP1+ and CAP1-, and between VDD and Vout, leave CAP2+ open, and short between CAP2-, CAP3- and VOUT to produce a voltage in the negative direction at the Vout terminal that Is twice the voltage between VDD and Vss.


4x step-up voltrge circuit
$V_{\text {out }}=4 x V_{\text {DD }}=12 \mathrm{~V}$


4x step-up voltzge relationships

$3 x$ step-up voltage circuit
$V_{\text {Out }}=3 \mathrm{~K} V_{\text {DD }}=9 \mathrm{~V}$

$3 x$ step-up voltzge relationships

$2 \times$ step-up voltoge circuit
$V_{\text {OUT }}=2 \mathrm{XV} \mathrm{VDD}_{\mathrm{D}}=\mathrm{VV}$

$2 x$ step-up voltrge relationships


5 x step-up voltoge circuit

$5 x$ step-up voltzge relationships

©x step-up voltage circuit

©x step-up voltage relationships

Figure4

* The $V_{\text {ss }}$ voltage range must be set so that the $V_{\text {out }}$ terminal voltage does not exceed the absolute maximum rated value.


## The Voltage Regulator Circuit

The step-up voltage generated at Vout outputs the LCD driver voltage Vo through the voltage regulator circuit. Because the ST8009 chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume function and internal resistors for the Vo voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components.(VREG thermal gradients approximate $-0.05 \% /{ }^{\circ} \mathrm{C}$ )
(A) When the Vo Voltage Regulator Internal Resistors Are Used

Through the use of the Vo voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V 0 can be controlled by commands alone (without adding any external resistors), making it possible to adjust the liquid crystal display brightness. The Vo voltage can be calculated using equation A-1 over the range where
| Vo | < | Vout|

$$
\begin{aligned}
V_{0} & =\left(1+\frac{R b}{R a}\right)^{\bullet} V_{E V} \\
& =\left(1+\frac{R b}{R a}\right)^{\bullet}\left(1-\frac{a}{200}\right)^{\bullet} V_{R E G} \\
& {\left[\because V_{E V}=\left(1-\frac{a}{200}\right)^{\bullet} V_{R E G}\right] }
\end{aligned}
$$



Figure5

VREG is the IC-internal fixed voltage supply, and its voltage at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ is as shown in Table 4.

| Part no. | Equipment Type | Thermal Gradient | V $_{\text {REG }}$ |
| :---: | :---: | :---: | :---: |
| ST8009 | Internal Power Supply | $-0.05 \% /{ }^{\circ} \mathrm{C}$ | 2.1 V |

## Table4

$\alpha$ is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 5 shows the value for $\alpha$ depending on the electronic volume register settings.
$\mathrm{Rb} / \mathrm{Ra}$ is the V 0 voltage regulator internal resistor ratio, and can be set to 8 different levels through the V0 voltage regulator internal resistor ratio set command. The $\mathrm{Rb} /$ Ra ratio assumes the values shown in Table 6 depending on the 3-bit data settings in the VDD voltage regulator internal resistor ratio register.

Table5

| D5 | D4 | D3 | D2 | D1 | D0 | a |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 63 |
| 0 | 0 | 0 | 0 | 0 | 1 | 62 |
| 0 | 0 | 0 | 0 | 1 | 0 | 61 |
|  |  |  | $\vdots$ |  |  | $\vdots$ |
| 1 | 1 | 1 | $\vdots$ | 0 | 1 | $\vdots$ |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 |

Vo voltage regulator internal resistance ratio register value and ( $1+\mathrm{Rb} / \mathrm{Ra}$ ) ratio (Reference value)
Table6

| Register |  |  | ST8009 |
| :---: | :---: | :---: | :---: |
| D2 | D1 | D0 | $(1)-0.05 \% /{ }^{\circ} \mathrm{C}$ |
| 0 | 0 | 0 | 5.0 |
| 0 | 0 | 1 | 5.22 |
| 0 | 1 | 0 | 5.48 |
| 0 | 1 | 1 | 5.76 |
| 1 | 0 | 0 | 6.07 |
| 1 | 0 | 1 | 6.42 |
| 1 | 1 | 0 | 6.81 |
| 1 | 1 | 1 | 7.25 |



## The LCD Voltage Generator Circuit

The $\mathrm{V}_{0}$ voltage is produced by a resistive voltage divider within the $I C$, and can be produced at the $\mathrm{V}_{1}, \mathrm{~V}_{2}$, $\mathrm{V}_{3}$, and V4 voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ to the liquid crystal drive circuit.

## Reference Circuit Examples

Figure 6 shows reference circuit examples.

1. When used all of the step-up circuit, voltage regulating circuit and V/F circuit.
(Example with $4 x$ setup-up)

## Figure 6


3. When the V/F circuit alone is used

5. When the built-in power circuit is used to drive a liquid crystal panel heavily loaded with AC or DC, it is recommended to connect an external resistor to stabilize potentials of $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ and $\mathrm{V}_{4}$ which are

4.When the built-in power is not used

output from the built-in voltage follower. Examples of shared reference settings When Vo can vary between 7 V and 14 V

| Item | Set <br> value | units |
| :---: | :---: | :---: |
| c 1 | 1.0 to 4.7 | uF |
| c 2 | 0.1 to 4.7 | uF |

C1 and C2 are determined by the size of the LCD being driven

Reference set value $R 4: 100 \mathrm{~K} \Omega \sim 1 \mathrm{M} \Omega$ it is
R4 taking the liquid crystal display and the drive
recommended to set an optimum resistance value waveform

* 1. Because the VR terminal input impedance is high, use short leads and shielded lines.
*2. C1 and C2 are determined by the size of the LCD being driven. Select a value that will stabilize the liquid crystal drive voltage.

Example of the Process by which to Determine the Settings:

- Turn the voltage regulator circuit and voltage follower circuit ON and supply a voltage to Vout from the outside.
- Determine C2 by displaying an LCD pattern with a heavy load (such as horizontal stripes) and selecting a C2 that stabilizes the liquid crystal drive voltages ( $\mathrm{V}_{1}$ to V 4 ). Note that all C 2 capacitors must have the same capacitance value.
- Next turn all the power supplies ON and determine C1.


## Instruction Table

| Instruction | Instruction Code |  |  |  |  |  |  |  | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Interface control selection | 0 | 0 | 0 | 0 | 0 | M | LR | PS | Interface selection and set |
| Software Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | XRST | Software reset, when set the register then the ST8009 will be reset |
| LCD Duty selection | 0 | 0 | 1 | 0 | 0 | DU2 | DU1 | DU0 | The register can select the LCD duty numbers |
| LCD Bias Set | 0 | 0 | 1 | 1 | 0 | B2 | B1 | B0 | The register can select the LCD bias |
| Power Controller Set | 0 | 1 | 0 | 1 | 0 | B | R | F | Set the power mode. The register contain three power circuits can select (booster, regulator, follow) |
| Booster Frequency Set | 1 | 0 | 0 | 0 | 0 | F2 | F1 | F0 | Set the booster frequency |
| V0 Voltage Regulator Internal Resistor Ratio Set | 1 | 0 | 0 | 1 | 0 | Rab2 | Rab1 | Rab0 | Select internal resistor ratio( $\mathrm{Ra} / \mathrm{Rb}$ ) mode |
| Electronic Volume Register Set | 1 | 1 | E5 | E4 | E3 | E2 | E1 | E0 | Set the V0 output voltage electronic volume register |

## Instruction Description

The ST8009 identify the data bus signals by a combination of SID,SCLK signals.

## Interface control

The register can control frame direction, com, seg, com/seg direction and serial or parallel (4-bits) input data interface.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | M | LR | PS |

M: Frame direction control bit
When $\mathrm{M}=$ " Height", the internal frame direction and external frame direction are the same. (normally)
When M=" Low", the internal frame direction and external frame direction are adverse.
LR: COMSEG output direction control bit
When $L R=$ "Height", the direction is normal.
When $L R=$ "Low", the direction is inverse.

| LR="H" | COMSEG0 | $\rightarrow$ | COMSEG95 |
| :--- | :--- | :--- | :--- |
| LR="L" | COMSEG95 | $\rightarrow$ | COMSEG0 |

PS: Data Interface mode select control bit
When PS="Height", the data input interface is serial
When PS="Low" , the data input interface is parallel (4-bits)

## Software Reset

The Software Reset will be initialized or cleared whenever the command enable signal is disabled.
On the other word, remember to release the Software reset state by disable the command enable signal once the Software Reset is written.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | XRST |

Only this command (software reset), when used then must set the both start bit and stop bit to write and finished it. Because it's independent and different to other commands so can't write continue with other data.

Note: Other commands can write continue so they can use only one start bit and stop bit to finished a serial of commands.
When use the software then please conform to the follow path:


## LCD Duty selection

ST8009 can set the display duty by software from internal register. This command cans selection the liquid crystal display duty.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 0 | DU2 | DU1 | DU0 |


| DU2 | DU1 | DU0 | COM Numbers | SEG Numbers |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 96 |
| 0 | 0 | 1 | 16 | 80 |
| 0 | 1 | 0 | 32 | 64 |
| 0 | 1 | 1 | 48 | 48 |
| 1 | 0 | 0 | 64 | 32 |
| 1 | 0 | 1 | 80 | 16 |
| 1 | 1 | 0 | 96 | 0 |
| 1 | 1 | 1 | 96 | 0 |

## LCD Bias Set

This command selects the voltage bias ratio required for the liquid crystal display.
ST8009 has eight bias modes can select.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 0 | B2 | B1 | B0 |


| B2 | B1 | B0 | Bias select |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $1 / 4$ |
| 0 | 0 | 1 | $1 / 5$ |
| 0 | 1 | 0 | $1 / 6$ |
| 0 | 1 | 1 | $1 / 7$ |
| 1 | 0 | 0 | $1 / 8$ |
| 1 | 0 | 1 | $1 / 9$ |
| 1 | 1 | 0 | $1 / 10$ |
| 1 | 1 | 1 | $1 / 11$ |

## Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit," for details

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | B | R | F |


| B | R | F | Status |
| :--- | :---: | :---: | :--- |
| 0 | -- | -- | Booster circuit : on |
| 1 | -- | - | Booster circuit : off |
| -- | 0 | -- | Regulator circuit : on |
| -- | 1 | -- | Regulator circuit : off |
| -- | -- | 0 | Follower circuit : on |
| -- | -- | 1 | Follower circuit : off |

## Booster Frequency Set

By using this command to set three bits of data to the booster frequency, the liquid crystal drive Booster Frequency assumes one of the 8 frequency. When this command is input, the booster frequency register has been set.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | F2 | F1 | F0 |


| F2 | F1 | F0 | Booster Frequency |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 K |
| 0 | 0 | 1 | 2 K |
| 0 | 1 | 0 | 3 K |
| 0 | 1 | 1 | 4 K |
| 1 | 0 | 0 | 5 K |
| 1 | 0 | 1 | 6 K |
| 1 | 1 | 0 | 7 K |
| 1 | 1 | 1 | 8 K |

## V0 Voltage Regulator Internal Resistor Ratio Set

This command sets the Vo voltage regulator internal resistor ratio.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | Rab2 | Rab1 | Rab0 |


| Rab2 | Rab1 | Rab0 | Ra/Rb Ratio |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Small |
| 0 | 0 | 1 |  |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 1 | 1 | 0 | $\downarrow$ |
| 1 | 1 | 1 | Large |

## The Electronic Volume

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the LCD drive voltage V 0 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two byte command used as a pair with the electronic volume mode set command and the electronic volume registers set command, and both commands must be issued one after the other.

## Electronic Volume Register Set

By using this command to set six bits of data to the electronic volume register, the liquid crystal drive voltage V 0 assumes one of the 64 voltage levels. When this command is input, the electronic volume mode is released after the electronic volume register has been set.

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | E5 | E4 | E3 | E2 | E1 | E0 |


| E5 | E4 | E3 | E2 | E1 | E0 | Ra/Rb Ratio |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | Small |
| 0 | 0 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 0 | 0 | 1 | 0 |  |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |  |
| 1 | 1 | 1 | 1 | 0 | 1 |  |
| 1 | 1 | 1 | 1 | 1 | 0 |  |
| 1 | 1 | 1 | 1 | 1 | 1 | Large |

## Reset Function

## Initializing by internal Reset circuit

An internal reset circuit automatically initializes the ST8009 when software reset has active.
The following instructions are executed during the initialization.

1. Interface control selection

FR: 0
LP: 0
PS: 1
2. LCD Duty selection

Default the segment mode ( 96 segments) is selected.
3. LCD Bias Set

Default the $1 / 4$ bias is selected.
4. Power Controller Set

Default all the power circuit (booster, regulator and follower) will be turned off.
5. Booster Frequency Set

Default volume is 100
6. Vo Voltage Regulator Internal Resistor Ratio Set

Default volume is 100
7. Electronic Volume Register Set

Default volume is 100000

BSOLUTE MAXIMUM RATINGS

| PARAMETER | SYMBOL | APPLICABLE PINS | RATING | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | VDD | VDD | 2.5~5.5 | V | 1,2 |
|  | VRS | VRS | 5.0~+16 |  |  |
| Supply voltage (2) | V1 | V1 | VDD-10~ VDD+0.3 | V |  |
|  | V2 | V2 | VDD-10~ VDD+0.3 |  |  |
|  | V3 | V3 | -0.3~VSS+10 | V |  |
|  | V4 | V4 | -0.3~VSS+10 | V |  |
| Input voltage | VI | D14-DIO, XCK, FR, EIO1, EIO2, XDISPOFF | -0.3 to VDD+0.3 | V |  |
| Storage temperature | TSTG |  | -45 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. $\mathrm{TA}=+25^{\circ} \mathrm{C}$
2. The maximum applicable voltage on any pin with respect to $\mathrm{V}_{\mathrm{ss}}(0 \mathrm{~V})$.

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | VDD | VDD | +2.5 |  | +5.5 | V | 1,2 |
| Supply voltage (2) | V0 | V0 | +5.0 |  | +16.0 | V |  |
| Operating temperature | TOPR |  | -20 |  | +85 | ${ }^{\circ} \mathrm{C}$ |  |

## NOTES:

1. The applicable voltage on any pin with respect to $\mathrm{V}_{\mathrm{ss}}(0 \mathrm{~V})$.
2. Ensure that voltages are set such that $\mathrm{V} 0 \geqq \mathrm{~V} 1 \geqq \mathrm{~V} 2 \geqq \mathrm{~V} 3 \geqq \mathrm{~V} 4 \geqq \mathrm{VSS}$.

## ELECTRICAL CHARACTERISTICS

DC Characteristics
(Segment Mode) $\quad\left(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{dd}}=+2.5\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{0}=+5.0$ to +15.0 V , $\mathrm{Topr}^{2}=-20$ to $\left.+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS |  | APPLICABLE PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | VIL |  |  | Dl7-DIo, XCK, FR, EIO1, EIO2,XDISPOFF |  |  | 0.2Vdd | V |  |
| Input "High" voltage | $\mathrm{V}_{\text {IH }}$ |  |  |  | 0.8VdD |  |  | V |  |
| Output "Low" voltage | Vol | $\mathrm{loL}=+0.4 \mathrm{~mA}$ |  | $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ |  |  | +0.4 | V |  |
| Output "High" voltage | Vor | $\mathrm{OH}=-0.4 \mathrm{~mA}$ |  |  | Vdd-0.4 |  |  | V |  |
| Input leakage current | ILIL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}$ |  | DI7-DIo, XCK, LP, FR, $\mathrm{EIO}_{1}, \mathrm{EIO}_{2}, \mathrm{XDISPOFF}$ |  |  | -10 | $\mu \mathrm{A}$ |  |
|  | ІІн | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  |  | +10 | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\begin{aligned} & \|\Delta \mathrm{Von}\| \\ & =0.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{0}=30 \mathrm{~V}$ | COMSEG0-COMSEG95 |  | 1.0 | 1.5 | $\mathrm{k} \Omega$ |  |
| Standby current | Іstв |  |  | Vss |  |  | 50 | $\mu \mathrm{A}$ | 1 |
| $\begin{aligned} & \text { Supply current (1) } \\ & \text { (Non-selection) } \end{aligned}$ | IdD1 |  |  | Vdo |  |  | 2.0 | mA | 2 |
| Supply current (2) <br> (Selection) | IdD2 |  |  | Vdo |  |  | 7.0 | mA | 3 |
| Supply current (3) | 10 |  |  | $\mathrm{V}_{0}, \mathrm{~V}_{0}$ |  |  | 0.9 | mA | 4 |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+16.0 \mathrm{~V}, \mathrm{Vi}=\mathrm{V}_{\mathrm{ss}}$.
2. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+16.0 \mathrm{~V}, \mathrm{f}_{\mathrm{xck}}=8 \mathrm{MHz}$, no-load, $\mathrm{El}=\mathrm{V}_{\mathrm{DD}}$. The input data is turned over by data taking clock (4-bit parallel input mode).
3. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+16.0 \mathrm{~V}, \mathrm{f}_{\mathrm{xc}}=8 \mathrm{MHz}$, $\mathrm{fLP}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{FR}}=80 \mathrm{~Hz}$, no-load. The input data is turned over by data taking clock (4-bit parallel input mode).
(Common Mode) $\quad\left(\mathrm{V}\right.$ ss $=0 \mathrm{~V}, \mathrm{VDD}=+2.5$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{0}=+15.0$ to +30.0 V , $\mathrm{T}_{\mathrm{OPR}}=-20$ to $\left.+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS |  | APPLICABL E PINS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input "Low" voltage | VIL |  |  | DI4-DI0, XCK, FR, $\mathrm{EIO}_{1}, \mathrm{EIO}_{2}$, XDISPOFF |  |  | 0.2 VDD | V |  |
| Input "High" voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | 0.8 VdD |  |  | V |  |
| Output "Low" voltage | Vol | $\mathrm{loL}=+0.4 \mathrm{~mA}$ |  | $\mathrm{ElO}_{1}, \mathrm{ElO}_{2}$ |  |  | +0.4 | V |  |
| Output "High" voltage | Voн | $\mathrm{loн}=-0.4 \mathrm{~mA}$ |  |  | VDD-0.4 |  |  | V |  |
| Input leakage current | ILIL | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}$ |  | DI4-DI0, XCK, FR, P/S, EIO1, EIO2, XDISPOFF |  |  | -10.0 | $\mu \mathrm{A}$ |  |
|  | ILIH | $V_{1}=V_{D D}$ |  | DI4-DIo, FR,XDISPOFF |  |  | +10.0 | $\mu \mathrm{A}$ |  |
| Input pull-down current | IPD | $V_{I}=V_{D D}$ |  | XCK, $\mathrm{EIO}_{1}, \mathrm{EIO}_{2}$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| Output resistance | Ron | $\mid \Delta \mathrm{V}$ on $\mid=0.5 \mathrm{~V}$ | $\mathrm{V}_{0}=16 \mathrm{~V}$ | COMSEG0-COMSEG95 |  | 1.0 | 1.5 | k $\Omega$ |  |
| Standby current | ISPD |  |  | Vss |  |  | 50 | $\mu \mathrm{A}$ | 1 |
| Supply current (1) | Ido |  |  | Vdo |  |  | 80 | $\mu \mathrm{A}$ | 2 |
| Supply current (2) | 10 |  |  | Vo |  |  | 130 | $\mu \mathrm{A}$ | 2 |

## NOTES:

1. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{ss}}$
2. $\mathrm{V}_{\mathrm{DD}}=+5.0 \mathrm{~V}, \mathrm{~V}_{0}=+30.0 \mathrm{~V}, \mathrm{f}_{\mathrm{LP}}=19.2 \mathrm{kHz}, \mathrm{f}_{\mathrm{FR}}=80 \mathrm{~Hz}, 1 / 96$ duty operation, no-load.

AC Characteristics
(Segment Mode 1) ( $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{VDD}=+2.5$ to $+3.0 \mathrm{~V}, \mathrm{~V}_{0}=+5.0$ to +16.0 V , $\left.\mathrm{Topr}^{2}=-2010+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | tWCK | tR, $\mathrm{tF} \leq 11 \mathrm{~ns}$ | 125 |  |  | ns | 1 |
| Shift clock "H" pulse width | tWCKH |  | 51 |  |  | ns |  |
| Shift clock "L" pulse width | tWCKL |  | 51 |  |  | ns |  |
| Data setup time | tDS |  | 30 |  |  | ns |  |
| Data hold time | tDH |  | 40 |  |  | ns |  |
| Latch pulse "H" pulse width | tWLPH |  | 51 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 51 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLS |  | 51 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 51 |  |  | ns |  |
| Enable setup time | tS |  | 36 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tSD |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | tWDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | tD | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 78 | ns |  |
| Output delay time (2) | tPD1, t PD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | t PD3 | $C L=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES:

1. Takes the cascade connection into consideration.
2. (twck - twскн - twcкı)/2 is maximum in the case of high speed operation.
(Segment Mode 2) $\quad\left(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{VdD}=+5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V}_{0}=+5.0\right.$ to +16.0 V , TopR $=-20$ to $\left.+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | tWCK | tR, $\mathrm{tF} \leq 10 \mathrm{~ns}$ | 66 |  |  | ns | 1 |
| Shift clock "H" pulse width | tWCKH |  | 23 |  |  | ns |  |
| Shift clock "L" pulse width | tWCKL |  | 23 |  |  | ns |  |
| Data setup time | tDS |  | 15 |  |  | ns |  |
| Data hold time | tDH |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | tWLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tLD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | tSL |  | 50 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tLS |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tLH |  | 30 |  |  | ns |  |
| Enable setup time | tS |  | 15 |  |  | ns |  |
| Input signal rise time | tR |  |  |  | 50 | ns | 2 |
| Input signal fall time | tF |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tSD |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | tWDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | tD | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 41 | ns |  |
| Output delay time (2) | tPD1, t PD2 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | t PD3 | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES

1. Takes the cascade connection into consideration.
2. (twcк - twскн - twckl)/2 is maximum in the case of high speed operation.
(Segment Mode 3) $\quad\left(\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+3.0\right.$ to $+4.5 \mathrm{~V}, \mathrm{~V}_{0}=+5.0$ to +16.0 V , TopR $\left.=-2010+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twck | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \leq \leq 10 \mathrm{~ns}$ | 82 |  |  | ns | 1 |
| Shift clock "H" pulse width | twckh |  | 28 |  |  | ns |  |
| Shift clock "L" pulse width | twckl |  | 28 |  |  | ns |  |
| Data setup time | tos |  | 20 |  |  | ns |  |
| Data hold time | toh |  | 23 |  |  | ns |  |
| Latch pulse "H" pulse width | twLPH |  | 30 |  |  | ns |  |
| Shift clock rise to latch pulse rise time | tıD |  | 0 |  |  | ns |  |
| Shift clock fall to latch pulse fall time | ts |  | 51 |  |  | ns |  |
| Latch pulse rise to shift clock rise time | tıs |  | 30 |  |  | ns |  |
| Latch pulse fall to shift clock fall time | tur |  | 30 |  |  | ns |  |
| Enable setup time | ts |  | 15 |  |  | ns |  |
| Input signal rise time | $t_{R}$ |  |  |  | 50 | ns | 2 |
| Input signal fall time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns | 2 |
| DISPOFF removal time | tsd |  | 100 |  |  | ns |  |
| DISPOFF "L" pulse width | twd |  | 1.2 |  |  | $\mu \mathrm{s}$ |  |
| Output delay time (1) | to | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 57 | ns |  |
| Output delay time (2) | tPD1, t PD2 | $C L=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |
| Output delay time (3) | $\mathrm{t}_{\text {PD3 }}$ | $C L=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |  |

## NOTES:

1. Takes the cascade connection into consideration.
2. (twck - twскн - twckl)/2 is maximum in the case of high speed operation.
(Common Mode) ( $\mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+2.5$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{0}=+5.0$ to +16.0 V , $\mathrm{Topr}=-2010+85^{\circ} \mathrm{C}$ )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twLp | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} 20 \mathrm{~ns}$ | 250 |  |  | ns |
| Shift clock "H" pulse width | twLph | $\begin{gathered} \mathrm{VDD}=5 \pm 0.5 \mathrm{~V} \\ \mathrm{VDD}=2.5 \sim 4.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 15 \\ & 30 \end{aligned}$ |  |  | ns |
| Data setup time | tsu |  | 30 |  |  | ns |
| Data hold time | th |  | 50 |  |  | ns |
| Input signal rise time | tR |  |  |  | 50 | ns |
| Input signal fall time | $t_{\text {F }}$ |  |  |  | 50 | ns |
| DISPOFF removal time | tsd |  | 100 |  |  | ns |
| DISPOFF "L" pulse width | twd |  | 1.2 |  |  | us |
| Output delay time (1) | tol | CL=10pF |  |  | 200 | ns |
| Output delay time (2) | tPD1,tPD2 | CL=10pF |  |  | 1.2 | us |
| Output delay time (3) | tpD3 | CL=10pF |  |  | 1.2 | us |

Timing Chart of Segment Mode


Timing Characteristics (3)
(Common Mode) $\quad\left(\mathrm{Vss}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{dd}}=+2.5\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{0}=+5.0$ to +16.0 V , Topr $=-20$ to $\left.+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock period | twLp | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \leq 20 \mathrm{~ns}$ | 250 |  |  | ns |
| Shift clock "H" pulse width | twlph | $\mathrm{VDD}=+5.0 \pm 0.5 \mathrm{~V}$ | 15 |  |  | ns |
|  |  | $\mathrm{VDD}=+2.5+4.5 \mathrm{~V}$ | 30 |  |  | ns |
| Data setup time | tsu |  | 30 |  |  | ns |
| Data hold time | $\mathrm{t}_{\mathrm{H}}$ |  | 50 |  |  | ns |
| Input signal rise time | $t_{R}$ |  |  |  | 50 | ns |
| Input signal fall time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns |
| DISPOFF removal time | tsD |  | 100 |  |  | ns |
| DISPOFF "L" pulse width | twDL |  | 1.2 |  |  | $\mu \mathrm{s}$ |
| Output delay time (1) | tDL | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 200 | ns |
| Output delay time (2) |  | $\mathrm{CL}=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |
| Output delay time (3) | $\mathrm{t}_{\text {PD3 }}$ | $C L=15 \mathrm{pF}$ |  |  | 1.2 | $\mu \mathrm{s}$ |

Timing Chart of Common Mode



## Application Circuit

(a) When only use one ST8009 in mix mode (64X32)

(b) When use one ST8009 and two ST8011 (240X96)


Note: L/R select V ss
(c) When use one ST8009 and two ST8008 (160X96)


Note: LR select V ss
(d) When use one ST8009 and one ST8008 (112X64)


Not: L/R select Vss

ST8009 Serial Specification Revision History

| ST8009 Serial Specification Revision History |  |  |
| :---: | :---: | :---: |
| Version | Date | Description |
| 0.0 | $2003 / 12 / 25$ | Preliminary version |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

