

### C8051F060/1/2/3

### Mixed-Signal ISP FLASH MCU Family

#### ANALOG PERIPHERALS

#### Two 16-Bit SAR ADCs

- 16-Bit Resolution
- ±0.75 LSB INL, guaranteed no missing codes
- Programmable Throughput up to 1 Msps
- Operate as Two Single-Ended or One Differential Converter
- Direct Memory Access; Data Stored in RAM Without Software Overhead
  Data-Dependent Windowed Interrupt Generator
- 10-bit SAR ADC
  - Programmable Throughput up to 200 ksps
  - 8 External Inputs, Single-Ended or Differential
  - Built-in Temperature Sensor
- Two 12-bit DACs
  - Can Synchronize Outputs to Timers for Jitter-Free Waveform Generation
- Three Analog Comparators
  - Programmable Hysteresis/Response Time
- Voltage Reference

#### - Precision VDD Monitor/Brown-Out Detector

#### **ON-CHIP JTAG DEBUG & BOUNDARY SCAN**

- On-Chip Debug Circuitry Facilitates Full- Speed, Non-Intrusive In-Circuit/In-System Debugging
- Provides Breakpoints, Single-Stepping, Watchpoints, Stack Monitor; Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets
- IEEE1149.1 Compliant Boundary Scan
- Complete Development Kit

#### HIGH SPEED 8051 μC CORE

- Pipelined Instruction Architecture; Executes 70% of Instruction Set in 1 or 2 System Clocks
- Up to 25 MIPS Throughput with 25 MHz Clock
- Flexible Interrupt Sources **MEMORY**
- 4352 Bytes Internal Data RAM (4k + 256)
- 64k Bytes FLASH; In-System programmable in 512-byte Sectors
- External 64k Byte Data Memory Interface with multiplexed and non-multiplexed modes (C8051F060/2) **DIGITAL PERIPHERALS**

#### 50 Conoral Durmosa I/O Ding (C

- 59 General Purpose I/O Pins (C8051F060/2)
- 24 General Purpose I/O Pins (C8051F061/3)
- Bosch Controller Area Network (CAN 2.0B), Hardware SMBus™ (I<sup>2</sup>C™ Compatible), SPI™, and Two UART Serial Ports Available Concurrently
- Programmable 16-bit Counter/Timer Array with 6 Capture/Compare Modules
- 5 General Purpose 16-bit Counter/Timers
- Dedicated Watch-Dog Timer; Bi-directional Reset Pin CLOCK SOURCES
- Internal Calibrated Precision Oscillator: 24.5 MHz
- External Oscillator: Crystal, RC, C, or Clock
- Real-Time Clock Mode using Timer 2, 3, 4, or PCA

100-Pin TQFP and 64-Pin TQFP Packages Available Temperature Range: -40°C to +85°C

ANALOG PERIPHERALS DIGITA CAN 16-bit Port 0 2.0B CROSSBAR 1 Msps Port 1 DMA UART0 ADC Interface UART1 Port 2 16-bit SMBus 1 Msps Port 3 SPI Bus ADC 12-Bit DAC PCA VREF Port 4 Timer 0 Memory 12-Bit 10-bit AMUX Timer 1 face Port 5 DAC 200ksps Timer 2 ernal nter ADC Port 6 Timer 3 m Port 7 Timer 4 TEMP VOLTAGE SENSOR Γ COMPARATORS 100 pin Only HIGH-SPEED CONTROLLER CORE 8051 CPU 64KB 4352 B JTAG SRAM (25MIPS) ISP FLASH Г DEBUG CLOCK SANITY 22 **INTERRUPTS** CIRCUITRY CIRCUIT CONTROL





Notes



# C8051F060/1/2/3

### **TABLE OF CONTENTS**

1.	SYSTEM OVERVIEW	.19
	1.1. CIP-51 <sup>™</sup> Microcontroller Core	.23
	1.1.1. Fully 8051 Compatible	.23
	1.1.2. Improved Throughput	.23
	1.1.3. Additional Features	.24
	1.2. On-Chip Memory	.25
	1.3. JTAG Debug and Boundary Scan	.26
	1.4. Programmable Digital I/O and Crossbar	.27
	1.5. Programmable Counter Array	
	1.6. Controller Area Network	.29
	1.7. Serial Ports	
	1.8. 16-Bit Analog to Digital Converters	
	1.9. 10-Bit Analog to Digital Converter	
	1.10. Comparators and DACs	.33
2.	ABSOLUTE MAXIMUM RATINGS	
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	
4.	PINOUT AND PACKAGE DEFINITIONS	
5.	16-BIT ADCS (ADC0 AND ADC1)	
	5.1. Single-Ended or Differential Operation	
	5.1.1. Pseudo-Differential Inputs	
	5.2. Voltage Reference	
	5.3. ADC Modes of Operation	
	5.3.1. Starting a Conversion	
	5.3.2. Tracking Modes	
	5.3.3. Settling Time Requirements	
	5.4. Calibration	
~	5.5. ADC0 Programmable Window Detector	
6.	DIRECT MEMORY ACCESS INTERFACE (DMA0)	
	<ul><li>6.1. Writing to the Instruction Buffer</li><li>6.2. DMA0 Instruction Format</li></ul>	./1
	6.3. XRAM Addressing and Setup	
	6.4. Instruction Execution in Mode 0	
	6.5. Instruction Execution in Mode 1	
	6.6. Interrupt Sources	
	6.7. Data Buffer Overflow Warnings and Errors	
7.	10-BIT ADC (ADC2)	
/•	7.1. Analog Multiplexer	
	7.2. Modes of Operation	
	7.2.1. Starting a Conversion	
	7.2.1. Starting a Conversion	
	7.2.2. Fracking blocks	
	7.3. Programmable Window Detector	
		.,,

C8051F060/1/2/3



7.3.1. Window Detector In Single-Ended Mode	95
7.3.2. Window Detector In Differential Mode	
8. DACS, 12-BIT VOLTAGE MODE (DAC0 AND DAC1)	
8.1. DAC Output Scheduling.	
8.1.1. Update Output On-Demand	
8.1.2. Update Output Based on Timer Overflow	
8.2. DAC Output Scaling/Justification	
9. VOLTAGE REFERENCE 2 (C8051F060/2)	
10. VOLTAGE REFERENCE 2 (C8051F061/3)	
11. COMPARATORS	
11.1.Comparator Inputs	
12. CIP-51 MICROCONTROLLER	
12.1.Instruction Set	
12.1.1. Instruction and CPU Timing	
12.1.2. MOVX Instruction and Program Memory	
12.2. Memory Organization	
12.2.1. Program Memory	
12.2.2. Data Memory	
12.2.3. General Purpose Registers	
12.2.4. Bit Addressable Locations	124
12.2.5. Stack	
12.2.6. Special Function Registers	
12.2.6.1. SFR Paging	
12.2.6.2. Interrupts and SFR Paging	
12.2.6.3. SFR Page Stack Example	
12.2.7. Register Descriptions	
12.3. Interrupt Handler	143
12.3.1. MCU Interrupt Sources and Vectors	143
12.3.2. External Interrupts	143
12.3.3. Interrupt Priorities	145
12.3.4. Interrupt Latency	145
12.3.5. Interrupt Register Descriptions	146
12.4. Power Management Modes	
12.4.1. Idle Mode	152
12.4.2. Stop Mode	152
13. RESET SOURCES	155
13.1. Power-on Reset	156
13.2. Power-fail Reset	156
13.3. External Reset	
13.4. Missing Clock Detector Reset	157
13.5. Comparator0 Reset	
13.6. External CNVSTR2 Pin Reset	
13.7. Watchdog Timer Reset	
13.7.1. Enable/Reset WDT	
13.7.2. Disable WDT	158



13.7.3. Disable WDT Lockout	158
13.7.4. Setting WDT Interval	
14. OSCILLATORS	
14.1. Programmable Internal Oscillator	
14.2. External Oscillator Drive Circuit	
14.3. System Clock Selection	
14.4. External Crystal Example	
14.5. External RC Example	
14.6. External Capacitor Example	
15. FLASH MEMORY	
15.1. Programming The Flash Memory	
15.2. Non-volatile Data Storage	
15.3. Security Options	
16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	
16.1. Accessing XRAM	175
16.1.1. 16-Bit MOVX Example	175
16.1.2. 8-Bit MOVX Example	175
16.2. Configuring the External Memory Interface	176
16.3. Port Selection and Configuration	
16.4. Multiplexed and Non-multiplexed Selection	
16.4.1. Multiplexed Configuration	
16.4.2. Non-multiplexed Configuration	
16.5. Memory Mode Selection	
16.5.1. Internal XRAM Only	
16.5.2. Split Mode without Bank Select	
16.5.3. Split Mode with Bank Select	
16.5.4. External Only	
16.6. Timing	
16.6.1. Non-multiplexed Mode	
16.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'	
16.6.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'	
16.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'	
16.6.2. Multiplexed Mode 16.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'	
16.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011' 16.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'	
17. PORT INPUT/OUTPUT	
17.1. Ports 0 through 3 and the Priority Crossbar Decoder	
17.1.1. Crossbar Pin Assignment and Allocation	
17.1.2. Configuring the Output Modes of the Port Pins	
17.1.2. Configuring for Output Hodes of the Fort Fins	
17.1.4. Weak Pull-ups	
17.1.5. Configuring Port 1 and 2 pins as Analog Inputs	
17.1.6. Crossbar Pin Assignment Example	
17.2. Ports 4 through 7 (C8051F060/2 only)	

C8051F060/1/2/3



17.2.1. Configuring Ports which are not Pinned Out	.207
17.2.2. Configuring the Output Modes of the Port Pins	.207
17.2.3. Configuring Port Pins as Digital Inputs	
17.2.4. Weak Pull-ups	
17.2.5. External Memory Interface	
18. CONTROLLER AREA NETWORK (CAN0)	
18.1. Bosch CAN Controller Operation	
18.2. CAN Registers	
18.2.1. CAN Controller Protocol Registers	.216
18.2.2. Message Object Interface Registers	.216
18.2.3. Message Handler Registers	
18.2.4. CIP-51 MCU Special Function Registers	
18.2.5. Using CAN0ADR, CAN0DATH, and CANDATL To Access CAN Registers .	.217
18.2.6. CAN0ADR Autoincrement Feature	.217
19. SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	
19.1. Supporting Documents	
19.2. SMBus Protocol	.224
19.2.1. Arbitration	
19.2.2. Clock Low Extension	
19.2.3. SCL Low Timeout	
19.2.4. SCL High (SMBus Free) Timeout	.225
19.3. SMBus Transfer Modes	
19.3.1. Master Transmitter Mode	
19.3.2. Master Receiver Mode	
19.3.3. Slave Transmitter Mode	
19.3.4. Slave Receiver Mode	
19.4. SMBus Special Function Registers	
19.4.1. Control Register	
19.4.2. Clock Rate Register	
19.4.3. Data Register	
19.4.4. Address Register	
0	.232
20. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	
20.1. Signal Descriptions	
20.1.2. Master In, Slave Out (MISO) 20.1.3. Serial Clock (SCK)	
20.1.4. Slave Select (NSS)	
20.2. SPI0 Master Mode Operation	
20.3. SPI0 Slave Mode Operation	
20.4. SPI0 Interrupt Sources	
20.5. Serial Clock Timing	
20.5. Serial Clock Timing	
21. UART0	
21.1.UART0 Operational Modes	



	21.1.1. Mode 0: Synchronous Mode	250
	21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate	
	21.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate	
	21.1.4. Mode 3: 9-Bit UART, Variable Baud Rate	
	21.2. Multiprocessor Communications	
	21.2.1. Configuration of a Masked Address	
	21.2.2. Broadcast Addressing	
	21.3. Frame and Transmission Error Detection	
22.	UART1	
	22.1. Enhanced Baud Rate Generation	
	22.2. Operational Modes	
	22.2.1. 8-Bit UART	
	22.2.2. 9-Bit UART	
	22.3. Multiprocessor Communications.	
23.	TIMERS	
	23.1. Timer 0 and Timer 1	
	23.1.1. Mode 0: 13-bit Counter/Timer	
	23.1.2. Mode 1: 16-bit Counter/Timer	
	23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	
	23.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	
	23.2. Timer 2, Timer 3, and Timer 4	
	23.2.1. Configuring Timer 2, 3, and 4 to Count Down	
	23.2.2. Capture Mode	
	23.2.3. Auto-Reload Mode	
	23.2.4. Toggle Output Mode	
24.	PROGRAMMABLE COUNTER ARRAY	287
	24.1.PCA Counter/Timer	288
	24.2. Capture/Compare Modules	289
	24.2.1. Edge-triggered Capture Mode	290
	24.2.2. Software Timer (Compare) Mode	291
	24.2.3. High Speed Output Mode	292
	24.2.4. Frequency Output Mode	293
	24.2.5. 8-Bit Pulse Width Modulator Mode	294
	24.2.6. 16-Bit Pulse Width Modulator Mode	295
	24.3. Register Descriptions for PCA0	296
25.	JTAG (IEEE 1149.1)	301
	25.1. Boundary Scan	302
	25.1.1. EXTEST Instruction	305
	25.1.2. SAMPLE Instruction	305
	25.1.3. BYPASS Instruction	
	25.1.4. IDCODE Instruction	305
	25.2. Flash Programming Commands	306
	25.3. Debug Support	309





Notes



# C8051F060/1/2/3

### **LIST OF FIGURES**

1.	SYSTEM C	OVERVIEW	.19
	Figure 1.1.	C8051F060/2 Block Diagram	.21
	Figure 1.2.	C8051F061/3 Block Diagram	.22
	Figure 1.3.	Comparison of Peak MCU Execution Speeds	.23
	Figure 1.4.	On-Board Clock and Reset	.24
	Figure 1.5.	On-Chip Memory Map	.25
	Figure 1.6.	Development/In-System Debug Diagram	.26
	Figure 1.7.	Digital Crossbar Diagram	.27
	•	PCA Block Diagram	
	Figure 1.9.	CAN Controller Overview	.29
		16-Bit ADC Block Diagram	
		10-Bit ADC Diagram	
		Comparator and DAC Diagram	
		E MAXIMUM RATINGS	
3.		OC ELECTRICAL CHARACTERISTICS	
4.		ND PACKAGE DEFINITIONS	
	U	TQFP-100 Pinout Diagram	
	•	TQFP-100 Package Drawing	
	U	TQFP-64 Pinout Diagram	
		TQFP-64 Package Drawing	
5.		CS (ADC0 AND ADC1)	
	-	16-Bit ADC0 and ADC1 Control Path Diagram	
		16-bit ADC0 and ADC1 Data Path Diagram	
	•	Voltage Reference Block Diagram.	
		ADC Track and Conversion Example Timing	
		ADC0 and ADC1 Equivalent Input Circuits	
		AMX0SL: AMUX Configuration Register	
		ADC0CF: ADC0 Configuration Register	
	-	ADC1CF: ADC1 Configuration Register	
		ADC0CN: ADC0 Control Register	
		ADC1CN: ADC1 Control Register	
	U	REF0CN: Reference Control Register 0	
	•	REF1CN: Reference Control Register 1	
		ADC0H: ADC0 Data Word MSB Register	
		ADC0L: ADC0 Data Word LSB Register	
		ADC0 Data Word Example	
		ADC1H: ADC1 Data Word MSB Register	
		ADC1L: ADC1 Data Word LSB Register	
	•	ADC1 Data Word Example	
		Calibration Coefficient Locations	
		Offset and Gain Register Mapping	
	Figure 5.21.	Offset and Gain Calibration Block Diagram	.62

C8051F060/1/2/3



	Figure 5.22	ADC0CPT: ADC Calibration Pointer Register	63
		ADC0CCF: ADC Calibration Coefficient Register	
		ADC0GTH: ADC0 Greater-Than Data High Byte Register	
	Figure 5.25	ADC0GTL: ADC0 Greater-Than Data Low Byte Register	64
		ADC0LTH: ADC0 Less-Than Data High Byte Register	
	Figure 5.27	ADC0LTL: ADC0 Less-Than Data Low Byte Register	65
	Figure 5.28.	16-Bit ADC0 Window Interrupt Example: Single-Ended Data	66
		16-Bit ADC0 Window Interrupt Example: Differential Data	
6.		IEMORY ACCESS INTERFACE (DMA0)	
	Figure 6.1.	DMA0 Block Diagram	71
	Figure 6.2.	DMA Mode 0 Operation	73
	Figure 6.3.	DMA Mode 1 Operation	74
	Figure 6.4.	DMA0CN: DMA0 Control Register	76
	Figure 6.5.	DMA0CF: DMA0 Configuration Register	77
	Figure 6.6.	DMA0IPT: DMA0 Instruction Write Address Register	78
	Figure 6.7.	DMA0IDT: DMA0 Instruction Write Data Register	78
	Figure 6.8.	DMA0BND: DMA0 Instruction Boundary Register	79
	Figure 6.9.	DMA0ISW: DMA0 Instruction Status Register	79
	Figure 6.10	DMA0DAH: DMA0 Data Address Beginning MSB Register	80
	Figure 6.11	DMA0DAL: DMA0 Data Address Beginning LSB Register	80
	Figure 6.12	DMA0DSH: DMA0 Data Address Pointer MSB Register	80
	Figure 6.13	DMA0DSL: DMA0 Data Address Pointer LSB Register	80
	Figure 6.14	DMA0CTH: DMA0 Repeat Counter Limit MSB Register	81
		DMA0CTL: DMA0 Repeat Counter Limit LSB Register	
		DMA0CSH: DMA0 Repeat Counter MSB Register	
	-	DMA0CSL: DMA0 Repeat Counter LSB Register	
7.		C (ADC2)	
		ADC2 Functional Block Diagram	
	-	Typical Temperature Sensor Transfer Function	
	-	10-Bit ADC Track and Conversion Example Timing	
	•	ADC2 Equivalent Input Circuits	
	0	AMX2CF: AMUX2 Configuration Register	
		AMX2SL: AMUX2 Channel Select Register	
		ADC2CF: ADC2 Configuration Register	
	Figure 7.8.	ADC2H: ADC2 Data Word MSB Register	91
		ADC2L: ADC2 Data Word LSB Register	
	-	ADC2CN: ADC2 Control Register	
		ADC2GTH: ADC2 Greater-Than Data High Byte Register	
		ADC2GTL: ADC2 Greater-Than Data Low Byte Register	
		ADC2LTH: ADC2 Less-Than Data High Byte Register	
	•	ADC2LTL: ADC2 Less-Than Data Low Byte Register	
		ADC Window Compare Example: Right-Justified Single-Ended Data	
		ADC Window Compare Example: Left-Justified Single-Ended Data	
	-	ADC Window Compare Example: Right-Justified Differential Data	
	Figure 7.18.	ADC Window Compare Example: Left-Justified Differential Data	96



8.	DACS, 12-BIT VOLTAGE MODE (DAC0 AND DAC1)	99
	Figure 8.1. DAC Functional Block Diagram	99
	Figure 8.2. DAC0H: DAC0 High Byte Register	101
	Figure 8.3. DAC0L: DAC0 Low Byte Register	101
	Figure 8.4. DAC0CN: DAC0 Control Register	102
	Figure 8.5. DAC1H: DAC1 High Byte Register	103
	Figure 8.6. DAC1L: DAC1 Low Byte Register	
	Figure 8.7. DAC1CN: DAC1 Control Register	
9.	VOLTAGE REFERENCE 2 (C8051F060/2)	
	Figure 9.1. Voltage Reference Functional Block Diagram	
	Figure 9.2. REF2CN: Reference Control Register 2	
10.	VOLTAGE REFERENCE 2 (C8051F061/3)	
	Figure 10.1. Voltage Reference Functional Block Diagram	
	Figure 10.2. REF2CN: Reference Control Register 2	
11.	COMPARATORS	
	Figure 11.1. Comparator Functional Block Diagram	
	Figure 11.2. Comparator Hysteresis Plot.	
	Figure 11.3. CPTnCN: Comparator 0, 1, and 2 Control Register	
10	Figure 11.4. CPTnMD: Comparator Mode Selection Register	
12.	CIP-51 MICROCONTROLLER	
	Figure 12.1. CIP-51 Block Diagram	
	Figure 12.2. Memory Map	
	Figure 12.3. SFR Page Stack	
	Figure 12.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5	
	Figure 12.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs Figure 12.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR	
	Figure 12.0. SFR Page Stack Opon FCA Interrupt Occurring During an ADC2 ISK	
	Figure 12.7. SFR Page Stack Opon Return From ADC2 Window Interrupt	
	Figure 12.9. SFRPGCN: SFR Page Control Register	
	Figure 12.10. SFRPAGE: SFR Page Register	
	Figure 12.11. SFRNEXT: SFR Next Register	
	Figure 12.12. SFRLAST: SFR Last Register	
	Figure 12.13. SP: Stack Pointer	
	Figure 12.14. DPL: Data Pointer Low Byte	
	Figure 12.15. DPH: Data Pointer High Byte	
	Figure 12.16. PSW: Program Status Word	
	Figure 12.17. ACC: Accumulator	
	Figure 12.18. B: B Register	
	Figure 12.19. IE: Interrupt Enable	
	Figure 12.20. IP: Interrupt Priority	
	Figure 12.21. EIE1: Extended Interrupt Enable 1	
	Figure 12.22. EIE2: Extended Interrupt Enable 2	
	Figure 12.23. EIP1: Extended Interrupt Priority 1	
	Figure 12.24. EIP2: Extended Interrupt Priority 2	
	Figure 12.25. PCON: Power Control	

<b>C8051</b> ]	F060/	/1/2/3
----------------	-------	--------



13. RESET SOURCES	155
Figure 13.1. Reset Sources	155
Figure 13.2. Reset Timing	156
Figure 13.3. WDTCN: Watchdog Timer Control Register	158
Figure 13.4. RSTSRC: Reset Source Register	
14. OSCILLATORS	
Figure 14.1. Oscillator Diagram	161
Figure 14.2. OSCICL: Internal Oscillator Calibration Register	162
Figure 14.3. OSCICN: Internal Oscillator Control Register	162
Figure 14.4. CLKSEL: Oscillator Clock Selection Register	163
Figure 14.5. OSCXCN: External Oscillator Control Register	164
15. FLASH MEMORY	167
Figure 15.1. FLASH Program Memory Map and Security Bytes	170
Figure 15.2. FLACL: FLASH Access Limit	171
Figure 15.3. FLSCL: FLASH Memory Control	
Figure 15.4. PSCTL: Program Store Read/Write Control	173
16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	175
Figure 16.1. EMI0CN: External Memory Interface Control	177
Figure 16.2. EMI0CF: External Memory Configuration	
Figure 16.3. Multiplexed Configuration Example	178
Figure 16.4. Non-multiplexed Configuration Example	179
Figure 16.5. EMIF Operating Modes	180
Figure 16.6. EMI0TC: External Memory Timing Control	182
Figure 16.7. Non-multiplexed 16-bit MOVX Timing	183
Figure 16.8. Non-multiplexed 8-bit MOVX without Bank Select Timing	184
Figure 16.9. Non-multiplexed 8-bit MOVX with Bank Select Timing	185
Figure 16.10. Multiplexed 16-bit MOVX Timing	186
Figure 16.11. Multiplexed 8-bit MOVX without Bank Select Timing	187
Figure 16.12. Multiplexed 8-bit MOVX with Bank Select Timing	188
17. PORT INPUT/OUTPUT	191
Figure 17.1. Port I/O Cell Block Diagram	191
Figure 17.2. Port I/O Functional Block Diagram	192
Figure 17.3. Priority Crossbar Decode Table	193
Figure 17.4. Crossbar Example:	
Figure 17.5. XBR0: Port I/O Crossbar Register 0	198
Figure 17.6. XBR1: Port I/O Crossbar Register 1	199
Figure 17.7. XBR2: Port I/O Crossbar Register 2	200
Figure 17.8. XBR3: Port I/O Crossbar Register 3	
Figure 17.9. P0: Port0 Data Register	
Figure 17.10. P0MDOUT: Port0 Output Mode Register	202
Figure 17.11. P1: Port1 Data Register	203
Figure 17.12. P1MDIN: Port1 Input Mode Register	
Figure 17.13. P1MDOUT: Port1 Output Mode Register	
Figure 17.14. P2: Port2 Data Register	
Figure 17.15. P2MDIN: Port2 Input Mode Register	205



	Figure 17.16. P2MDOUT: Port2 Output Mode Register	
	Figure 17.17. P3: Port3 Data Register	
	Figure 17.18. P3MDOUT: Port3 Output Mode Register	206
	Figure 17.19. P4: Port4 Data Register	209
	Figure 17.20. P4MDOUT: Port4 Output Mode Register	209
	Figure 17.21. P5: Port5 Data Register	
	Figure 17.22. P5MDOUT: Port5 Output Mode Register	
	Figure 17.23. P6: Port6 Data Register	
	Figure 17.24. P6MDOUT: Port6 Output Mode Register	
	Figure 17.25. P7: Port7 Data Register	
10	Figure 17.26. P7MDOUT: Port7 Output Mode Register	
1ð.	CONTROLLER AREA NETWORK (CAN0)	
	Figure 18.1. CAN Controller Diagram	
	Figure 18.2. Typical CAN Bus Configuration	
	Figure 18.3. CAN0DATH: CAN Data Access Register High Byte	
	Figure 18.4. CAN0DATL: CAN Data Access Register Low Byte	
	Figure 18.5. CAN0ADR: CAN Address Index Register	221
	Figure 18.6. CAN0CN: CAN Control Register	221
	Figure 18.7. CAN0TST: CAN Test Register	222
	Figure 18.8. CAN0STA: CAN Status Register	222
19.	SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	223
	Figure 19.1. SMBus0 Block Diagram	
	Figure 19.2. Typical SMBus Configuration	
	Figure 19.3. SMBus Transaction	
	Figure 19.4. Typical Master Transmitter Sequence	
	Figure 19.5. Typical Master Receiver Sequence	
	• • •	
	Figure 19.6. Typical Slave Transmitter Sequence	
	Figure 19.7. Typical Slave Receiver Sequence	
	Figure 19.8. SMB0CN: SMBus0 Control Register	
	Figure 19.9. SMB0CR: SMBus0 Clock Rate Register	
	Figure 19.10. SMB0DAT: SMBus0 Data Register	
	6	231
	Figure 19.12. SMB0STA: SMBus0 Status Register	
20.	ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	235
	Figure 20.1. SPI Block Diagram	
	Figure 20.2. Multiple-Master Mode Connection Diagram	238
	Figure 20.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram .	
	Figure 20.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram	238
	Figure 20.5. Master Mode Data/Clock Timing	
	Figure 20.6. Slave Mode Data/Clock Timing (CKPHA = 0)	
	Figure 20.7. Slave Mode Data/Clock Timing (CKPHA = 1)	
	Figure 20.8. SPI0CFG: SPI0 Configuration Register	
	Figure 20.9. SPI0CN: SPI0 Control Register	
	Figure 20.10. SPIOCKR: SPIO Clock Rate Register	
	Figure 20.11. SPI0DAT: SPI0 Data Register	243

C8051F060/1/2/3



	Figure 20.12. SPI Master Timing (CKPHA = 0)	
	Figure 20.13. SPI Master Timing (CKPHA = 1)	
	Figure 20.14. SPI Slave Timing (CKPHA = 0)	
	Figure 20.15. SPI Slave Timing (CKPHA = 1)	
21	. UART0	
	Figure 21.1. UART0 Block Diagram	
	Figure 21.2. UART0 Mode 0 Timing Diagram	
	Figure 21.3. UART0 Mode 0 Interconnect	250
	Figure 21.4. UART0 Mode 1 Timing Diagram	251
	Figure 21.5. UART0 Modes 2 and 3 Timing Diagram	252
	Figure 21.6. UART0 Modes 1, 2, and 3 Interconnect Diagram	253
	Figure 21.7. UART Multi-Processor Mode Interconnect Diagram	255
	Figure 21.8. SCON0: UART0 Control Register	257
	Figure 21.9. SSTA0: UARTO Status and Clock Selection Register	258
	Figure 21.10. SBUF0: UART0 Data Buffer Register	
	Figure 21.11. SADDR0: UARTO Slave Address Register	259
	Figure 21.12. SADEN0: UARTO Slave Address Enable Register	259
22.	. UART1	
	Figure 22.1. UART1 Block Diagram	
	Figure 22.2. UART1 Baud Rate Logic	
	Figure 22.3. UART Interconnect Diagram	
	Figure 22.4. 8-Bit UART Timing Diagram	
	Figure 22.5. 9-Bit UART Timing Diagram	
	Figure 22.6. UART Multi-Processor Mode Interconnect Diagram	
	Figure 22.7. SCON1: Serial Port 1 Control Register	
	Figure 22.8. SBUF1: Serial (UART1) Port Data Buffer Register	
23	TIMERS.	
-0	Figure 23.1. T0 Mode 0 Block Diagram	
	Figure 23.2. T0 Mode 2 Block Diagram.	
	Figure 23.3. T0 Mode 3 Block Diagram.	
	Figure 23.4. TCON: Timer Control Register	
	Figure 23.5. TMOD: Timer Mode Register	
	Figure 23.6. CKCON: Clock Control Register	
	Figure 23.7. TL0: Timer 0 Low Byte	
	Figure 23.8. TL1: Timer 1 Low Byte	
	Figure 23.9. TH0: Timer 0 High Byte	
	Figure 23.10. TH1: Timer 1 High Byte	
	Figure 23.10. T111. Thile I Thigh Byte Figure 23.11. T2, 3, and 4 Capture Mode Block Diagram	
	Figure 23.12. T2, 3, and 4 Auto-reload Mode Block Diagram	
	Figure 23.13. TMRnCN: Timer 2, 3, and 4 Control Registers	
	Figure 23.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers	
	Figure 23.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte	
	Figure 23.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte	
	Figure 23.17. TMRnL: Timer 2, 3, and 4 Low Byte	
	Figure 23.18. TMRnH Timer 2, 3, and 4 High Byte	286



24. PR	OGRAMMABLE COUNTER ARRAY	
Fig	ure 24.1. PCA Block Diagram	
	ure 24.2. PCA Counter/Timer Block Diagram	
Fig	ure 24.3. PCA Interrupt Block Diagram	
	ure 24.4. PCA Capture Mode Diagram	
	ure 24.5. PCA Software Timer Mode Diagram	
-	ure 24.6. PCA High Speed Output Mode Diagram	
-	ure 24.7. PCA Frequency Output Mode	
Fig	ure 24.8. PCA 8-Bit PWM Mode Diagram	294
	ure 24.9. PCA 16-Bit PWM Mode	
Fig	ure 24.10. PCA0CN: PCA Control Register	
	ure 24.11. PCA0MD: PCA0 Mode Register	
Fig	ure 24.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers	
-	ure 24.13. PCA0L: PCA0 Counter/Timer Low Byte	
-	ure 24.14. PCA0H: PCA0 Counter/Timer High Byte	
Fig	ure 24.15. PCA0CPLn: PCA0 Capture Module Low Byte	
-	ure 24.16. PCA0CPHn: PCA0 Capture Module High Byte	
25. JT	AG (IEEE 1149.1)	
	ure 25.1. IR: JTAG Instruction Register	
Fig	ure 25.2. DEVICEID: JTAG Device ID Register	
-	ure 25.3. FLASHCON: JTAG Flash Control Register	
-	ure 25.4. FLASHDAT: JTAG Flash Data Register	
Fig	ure 25.5. FLASHADR: JTAG Flash Address Register	





Notes



C8051F060/1/2/3

### LIST OF TABLES

1.	SYSTEM OVERVIEW	
	Table 1.1. Product Selection Guide	
2.	ABSOLUTE MAXIMUM RATINGS	34
	Table 2.1. Absolute Maximum Ratings*	
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	35
	Table 3.1. Global DC Electrical Characteristics	35
4.	PINOUT AND PACKAGE DEFINITIONS	
	Table 4.1. Pin Definitions	
5.	16-BIT ADCS (ADC0 AND ADC1)	45
	Table 5.1. Conversion Timing (tConv)	
	Table 5.2.    16-Bit ADC0 and ADC1 Electrical Characteristics	
	Table 5.3. Voltage Reference 0 and 1 Electrical Characteristics	
6.	DIRECT MEMORY ACCESS INTERFACE (DMA0)	
	Table 6.1. DMA0 Instruction Set	
7.	10-BIT ADC (ADC2)	
	Table 7.1. ADC2 Electrical Characteristics	
8.	DACS, 12-BIT VOLTAGE MODE (DAC0 AND DAC1)	
	Table 8.1. DAC Electrical Characteristics	
9.	VOLTAGE REFERENCE 2 (C8051F060/2)	
	Table 9.1. Voltage Reference Electrical Characteristics	
10.	VOLTAGE REFERENCE 2 (C8051F061/3)	
	Table 10.1.Voltage Reference Electrical Characteristics	
11.	COMPARATORS	
	Table 11.1.Comparator Electrical Characteristics	
12.	CIP-51 MICROCONTROLLER	
	Table 12.1.CIP-51 Instruction Set Summary	
	Table 12.2.Special Function Register (SFR) Memory Map	
	Table 12.3.Special Function Registers	
	Table 12.4.Interrupt Summary	
13.	RESET SOURCES	
	Table 13.1.Reset Electrical Characteristics	
14.	OSCILLATORS	
1 -	Table 14.1.Internal Oscillator Electrical Characteristics	
15.	FLASH MEMORY	
17	Table 15.1.FLASH Electrical Characteristics	
10.	EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	
17	Table 16.1.AC Parameters for External Memory Interface         POPT INPUT	
1/.	PORT INPUT/OUTPUT Table 17.1.Port I/O DC Electrical Characteristics	
10		
10.	. CONTROLLER AREA NETWORK (CAN0) Table 18.1.CAN Register Index and Reset Values	
10	SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	21/
17.	5151EIVI MANAGEMENT DUS / 12C DUS (SIVIDUSU)	

C8051F060/1/2/3



Table 19.1.SMB0STA Status Codes and States	233
20. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	
Table 20.1.SPI Slave Timing Parameters	248
21. UART0	249
Table 21.1.UART0 Modes	250
Table 21.2.Oscillator Frequencies for Standard Baud Rates	256
22. UART1	261
Table 22.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator	268
Table 22.2. Timer Settings for Standard Baud Rates Using an External Oscillator	268
Table 22.3. Timer Settings for Standard Baud Rates Using an External Oscillator	269
Table 22.4. Timer Settings for Standard Baud Rates Using an External Oscillator	269
Table 22.5. Timer Settings for Standard Baud Rates Using an External Oscillator	270
Table 22.6. Timer Settings for Standard Baud Rates Using an External Oscillator	270
23. TIMERS	271
24. PROGRAMMABLE COUNTER ARRAY	287
Table 24.1.PCA Timebase Input Options	288
Table 24.2.PCA0CPM Register Settings for PCA Capture/Compare Modules	289
25. JTAG (IEEE 1149.1)	301
Table 25.1.Boundary Data Register Bit Definitions (C8051F060/2)	302
Table 25.2.Boundary Data Register Bit Definitions (C8051F061/3)	304



### 1. SYSTEM OVERVIEW

The C8051F06x family of devices are fully integrated mixed-signal System-on-a-Chip MCUs with 59 digital I/O pins (C8051F060/2) or 24 digital I/O pins (C8051F061/3), and an integrated CAN 2.0B controller. Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

- High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 25 MIPS)
- Two 16-bit 1 Msps ADCs with a Direct Memory Access controller
- Controller Area Network (CAN 2.0B) Controller with 32 message objects, each with its own indentifier mask
- In-system, full-speed, non-intrusive debug interface (on-chip)
- 10-bit 200 ksps ADC with PGA and 8-channel analog multiplexer
- Two 12-bit DACs with programmable update scheduling
- 64k bytes of in-system programmable FLASH memory
- 4352 (4096 + 256) bytes of on-chip RAM
- External Data Memory Interface with 64k byte address space
- SPI, SMBus/I<sup>2</sup>C, and (2) UART serial interfaces implemented in hardware
- Five general purpose 16-bit Timers
- Programmable Counter/Timer Array with six capture/compare modules
- On-chip Watchdog Timer, VDD Monitor, and Temperature Sensor

With on-chip VDD monitor, Watchdog Timer, and clock oscillator, the C8051F06x family of devices are truly standalone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.

On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, Run and Halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.

Each MCU is specified for 2.7 V to 3.6 V operation over the industrial temperature range (- $45^{\circ}$ C to + $85^{\circ}$ C). The C8051F060/2 are available in a 100-pin TQFP package and the C8051F061/3 are available in a 64-pin TQFP package (see block diagrams in Figure 1.1 and Figure 1.2).






Table	1.1.	Product	Selection	Guide
Lant	TOTO	IIVuuvu	Derection	Julue

	MIPS (Peak)	FLASH Memory	RAM	External Memory Interface	SMBus/1 <sup>2</sup> C and SPI	CAN	UARTS	Timers (16-bit)	Programmable Counter Array	Digital Port I/O's	16-bit 1 Msps ADC Typical INL (LSBs)	10-bit 200 ksps ADC Inputs	Voltage Reference	Temperature Sensor	DAC Resolution (bits)	DAC Outputs	Analog Comparators	Package
C8051F060	25	64k	4352	~	~	~	2	5	$\checkmark$	59	±0.75	8	$\checkmark$	~	12	2	3	100TQFP
C8051F061	25	64k	4352	-	$\checkmark$	$\checkmark$	2	5	$\checkmark$	24	±0.75	8	$\checkmark$	$\checkmark$	12	2	3	64TQFP
C8051F062	25	64k	4352	~	$\checkmark$	$\checkmark$	2	5	$\checkmark$	59	±1.5	8	$\checkmark$	~	12	2	3	100TQFP
C8051F063	25	64k	4352	-	$\checkmark$	$\checkmark$	2	5	$\checkmark$	24	±1.5	8	$\checkmark$	$\checkmark$	12	2	3	64TQFP



C8051F060/1/2/3


Figure 1.1. C8051F060/2 Block Diagram



C8051F060/1/2/3



Figure 1.2. C8051F061/3 Block Diagram





### 1.1. CIP-51<sup>TM</sup> Microcontroller Core

#### 1.1.1. Fully 8051 Compatible

The C8051F06x family of devices utilizes Cygnal's proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including five 16-bit counter/timers, two full-duplex UARTs, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and bit-addressable I/O Ports.


#### **1.1.2.** Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.3 shows a comparison of peak throughputs of various 8-bit microcontroller cores with their maximum system clocks.



#### Figure 1.3. Comparison of Peak MCU Execution Speeds

C8051F060/1/2/3




#### **1.1.3.** Additional Features

The C8051F06x MCU family includes several key enhancements to the CIP-51 core and peripherals to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 22 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator0, a forced software reset, the CNVSTR2 input pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input pin may be disabled by the user in software; the VDD monitor is enabled/disabled via the MONEN pin. The Watchdog Timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.



#### Figure 1.4. On-Board Clock and Reset




#### 1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The CIP-51 SFR address space contains up to 256 *SFR Pages*. In this way, the CIP-51 MCU can accommodate the many SFR's required to control and configure the various peripherals featured on the device. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F060/1/2/3 MCUs additionally has an on-chip 4k byte RAM block. The on-chip 4k byte block can be addressed over the entire 64k external data memory address range (overlapping 4k boundaries). The C8051F060/2 also have an external memory interface (EMIF) for accessing off-chip data memory or memory-mapped peripherals. External data memory address space can be mapped to on-chip memory only, off-chip memory only, or a combination of the two (addresses up to 4k directed to on-chip, above 4k directed to EMIF). The EMIF is also configurable for multiplexed or non-multiplexed address/data lines.

The MCU's program memory consists of 64k bytes of FLASH. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. The 1024 bytes from addresses 0xFC00 to 0xFFFF are reserved. There is also a single 128 byte sector at address 0x10000 to 0x1007F, which may be used by software. See Figure 1.5 for the MCU system memory map.



#### Figure 1.5. On-Chip Memory Map




#### 1.3. JTAG Debug and Boundary Scan

The C8051F06x family has on-chip JTAG boundary scan and debug circuitry that provides *non-intrusive, full speed, in-circuit debugging using the production part installed in the end application*, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing purposes.

Cygnal's debugging system supports inspection and modification of memory and registers, breakpoints, watchpoints, a stack monitor, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADCs and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized with instruction execution.

The C8051F060DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F06x MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to JTAG serial adapter. It also has a target application board with the associated MCU installed, plus the RS-232 and JTAG cables, and wall-mount power supply. The Development Kit requires a Windows 95/98/NT/ME computer with one available RS-232 serial port. As shown in Figure 1.6, the PC is connected via RS-232 to the Serial Adapter. A six-inch ribbon cable connects the Serial Adapter to the user's application board, picking up the four JTAG pins and VDD and GND. The Serial Adapter takes its power from the application board. For applications where there is not sufficient power available from the target system, the provided power supply can be connected directly to the Serial Adapter.

Cygnal's debug environment is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Cygnal's debug environment both increases ease of use and preserves the performance of the precision, on-chip analog peripherals.



#### Figure 1.6. Development/In-System Debug Diagram



#### 1.4. Programmable Digital I/O and Crossbar

Three standard 8051 Ports (0, 1, and 2) are available on the MCUs. The C8051F060/2 have 4 additional 8-bit ports (3, 5, 6, and 7), and a 3-bit port (port 4) for a total of 59 general-purpose I/O Pins. The Ports behave like the standard 8051 with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Also, the "weak pull-ups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3. (See Figure 1.7) Unlike micro-controllers with standard multiplexed digital I/O ports, all combinations of functions are supported with all package options offered.

The on-chip counter/timers, serial buses, HW interrupts, ADC2 Start of Conversion input, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.




Figure 1.7. Digital Crossbar Diagram

C8051F060/1/2/3



#### **1.5.** Programmable Counter Array

The C8051F06x MCU family includes an on-board Programmable Counter/Timer Array (PCA) in addition to the five 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with 6 programmable capture/compare modules. The timebase is clocked from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, an External Clock Input (ECI pin), the system clock, or the external oscillator source divided by 8.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/O via the Digital Crossbar.




Figure 1.8. PCA Block Diagram



#### 1.6. Controller Area Network

The C8051F06x family of devices feature a Controller Area Network (CAN) controller that implements serial communication using the CAN protocol. The CAN controller facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the C8051 RAM), a message handler state machine, and control registers.

The CAN controller can operate at bit rates up to 1 Mbit/second. Cygnal CAN has 32 message objects each having its own identifier mask used for acceptance filtering of received messages. Incoming data, message objects and identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the C8051 MCU. In this way, minimal CPU bandwidth is used for CAN communication. The C8051 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFR) in the C8051.




Figure 1.9. CAN Controller Overview





#### 1.7. Serial Ports

The C8051F06x MCU Family includes two Enhanced Full-Duplex UARTs, an enhanced SPI Bus, and SMBus/I<sup>2</sup>C. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together with any other.



#### 1.8. 16-Bit Analog to Digital Converters

The C8051F060/1/2/3 devices have two on-chip 16-bit SAR ADCs (ADC0 and ADC1), which can be used independently in single-ended mode, or together in differential mode. ADC0 and ADC1 can directly access on-chip or external RAM, using the DMA interface. With a maximum throughput of 1 Msps, the ADCs offer 16 bit performance with two available linearity grades. ADC0 and ADC1 each have the capability to use dedicated, on-chip voltage reference circuitry or an external voltage reference.

The ADCs are under full control of the CIP-51 microcontroller via the associated Special Function Registers. The system controller can also put the ADCs into shutdown mode to save power.

Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. The two ADCs can operate independently, or be synchronized to perform conversions at the same time. Conversion completions are indicated by status bits, and can generate interrupts. The resulting 16-bit data words are latched into SFRs upon completion of a conversion. A DMA interface is also provided, which can gather conversions from the ADCs, and directly store them to on-chip or external RAM.

ADC0 also contains Window Compare registers, which can be configured to interrupt the controller when ADC0 data is within or outside of a specified range. ADC0 can monitor a key voltage continuously in background mode, and not interrupt the controller unless the converted data is within the specified window.




Figure 1.10. 16-Bit ADC Block Diagram

C8051F060/1/2/3



#### 1.9. 10-Bit Analog to Digital Converter

The C8051F060/1/2/3 devices have an on-board 10-bit SAR ADC (ADC2) with a 9-channel input multiplexer and programmable gain amplifier. This ADC features a 200 ksps maximum throughput and true 10-bit performance with an INL of  $\pm$ 1LSB. Eight input pins are available for measurement and can be programmed as single-ended or differential inputs. Additionally, the on-chip temperature sensor can be used as an input to the ADC. The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. The ADC2 voltage reference is selected between the analog power supply (AV+) and the external VREF2 pin. User software may put ADC2 into shutdown mode to save power.

A flexible conversion scheduling system allows ADC2 conversions to be initiated by software commands, timer overflows, or an external input signal. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 10-bit data word is latched into two SFR locations upon completion.

ADC2 also contains Window Compare registers, which can be configured to interrupt the controller when ADC2 data is within or outside of a specified range. ADC2 can monitor a key voltage continuously in background mode, and not interrupt the controller unless the converted data is within the specified window.




Figure 1.11. 10-Bit ADC Diagram



### 1.10. Comparators and DACs

Each C8051F060/1/2/3 MCU has two 12-bit DACs and three comparators on chip. The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis and response time. Each comparator can generate an interrupt on its rising edge, falling edge, or both; these interrupts are capable of waking up the MCU from sleep mode. The comparators' output state can also be polled in software. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied via the dedicated VREFD input pin on C8051F060/2 devices or via the VREF2 pin on C8051F061/3 devices, which is shared with ADC2. The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADCs.




Figure 1.12. Comparator and DAC Diagram



### 2. ABSOLUTE MAXIMUM RATINGS

### Table 2.1. Absolute Maximum Ratings\*

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Ambient temperature under bias		-55		125	°C
Storage Temperature		-65		150	°C
Voltage on any pin (except VDD, AV+, AVDD, and Port 0) with respect to DGND		-0.3		VDD + 0.3	V
Voltage on any Port 0 Pin with respect to DGND.		-0.3		5.8	V
Voltage on VDD, AV+, or AVDD with respect to DGND		-0.3		4.2	V
Maximum Total current through VDD, AV+, AVDD, DGND, and AGND				800	mA
Maximum output current sunk by any Port pin				100	mA
Maximum output current sunk by any other I/O pin				50	mA
Maximum output current sourced by any Port pin				100	mA
Maximum output current sourced by any other I/O pin				50	mA

\* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



### **3.** GLOBAL DC ELECTRICAL CHARACTERISTICS

#### Table 3.1. Global DC Electrical Characteristics

-40°C to +85°C, 25 MHz System Clock unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Analog Supply Voltage (AV+, AVDD)	(Note 1)	2.7	3.0	3.6	V
Analog Supply Current	Internal REF, ADC, DAC, Com- parators all active		TBD	TBD	mA
Analog Supply Current with analog sub-systems inactive	Internal REF, ADC, DAC, Com- parators all disabled, oscillator disabled		TBD	TBD	mA
Analog-to-Digital Supply Delta ( VDD - AV+  or  VDD - AVDD )				0.5	V
Digital Supply Voltage (VDD)		2.7	3.0	3.6	V
Digital Supply Current with CPU active	VDD=2.7 V, Clock=25 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		18 0.7 TBD		mA mA μA
Digital Supply Current with CPU inactive (not accessing FLASH)	VDD=2.7 V, Clock=25 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		5 0.2 10		mA mA μA
Digital Supply Current (shutdown)	Oscillator not running		0.2		μA
Digital Supply RAM Data Reten- tion Voltage			1.5		V
SYSCLK (System Clock) (Note 2)		0		25	MHz
Specified Operating Temperature Range		-40		+85	°C

Note 1: Analog Supply AV+ must be greater than 1 V for VDD monitor to operate.

Note 2: SYSCLK must be at least 32 kHz to enable debugging.



### 4. **PINOUT AND PACKAGE DEFINITIONS**

### Table 4.1. Pin Definitions

	Pin Numbers			
Name	F060	F061	Туре	Description
	F062	F063		
VDD	37, 64, 90	26, 40, 55		Digital Supply Voltage. Must be tied to +2.7 to +3.6 V.
DGND	38, 63, 89	27, 39, 54		Digital Ground. Must be tied to Ground.
AV+	11, 16, 24	7, 10, 18		Analog Supply Voltage. Must be tied to +2.7 to +3.6 V.
AVDD	13	23		Analog Supply Voltage. Must be tied to +2.7 to +3.6 V.
AGND	10, 14, 17, 23	6, 11, 19, 22		Analog Ground. Must be tied to Ground.
TMS	96	52	D In	JTAG Test Mode Select with internal pull-up.
ТСК	97	53	D In	JTAG Test Clock with internal pull-up.
TDI	98	56	D In	JTAG Test Data Input with internal pull-up. TDI is latched on the rising edge of TCK.
TDO	99	57	D Out	JTAG Test Data Output with internal pull-up. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver.
/RST	100	58	D I/O	Device Reset. Open-drain output of internal VDD monitor. Is driven low when VDD is <2.7 V and MONEN is high. An external source can initiate a system reset by driving this pin low.
XTAL1	26	20	A In	Crystal Input. This pin is the return for the internal oscillator circuit for a crystal or ceramic resonator. For a precision internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external CMOS clock, this becomes the system clock.
XTAL2	27	21	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator.
MONEN	28	63	D In	VDD Monitor Enable. When tied high, this pin enables the internal VDD monitor, which forces a system reset when VDD is $< 2.7$ V. When tied low, the internal VDD monitor is disabled.
VREF	4	61	A Out	Bandgap Voltage Reference Output for ADC2, DAC0, and DAC1.
VREF0	21	15	A I/O	Bandgap Voltage Reference Output for ADC0. ADC0 Voltage Reference Input.
VRGND0	20	14	A In	ADC0 Voltage Reference Ground.



### **Table 4.1. Pin Definitions**

	Pin Nu	mbers		
Name	F060	F061	Туре	Description
	F062	F063		
VBGAP0	22	16	A Out	ADC0 Bandgap Bypass Pin.
VREF1	6	2	A I/O	Bandgap Voltage Reference Output for ADC1. ADC1 Voltage Reference Input.
VRGND1	7	3	A In	ADC1 Voltage Reference Ground.
VBGAP1	5	1	A Out	ADC1 Bandgap Bypass Pin.
VREF2	2		A In	ADC2 Voltage Reference Input.
		62	A In	ADC2, DAC0, and DAC1 Voltage Reference Input.
VREFD	3		A In	DAC0 and DAC1 Voltage Reference Input.
AIN0	18	12	A In	ADC0 Signal Input (See ADC0 Specification for complete description).
AIN0G	19	13	A In	ADC0 DC Bias Input (See ADC0 Specification for complete description).
AIN1	9	5	A In	ADC1 Signal Input (See ADC1 Specification for complete description).
AIN1G	8	4	A In	ADC1 DC Bias Input (See ADC1 Specification for complete description).
CNVSTR0	15	9	D In	External Conversion Start Source for ADC0
CNVSTR1	12	8	D In	External Conversion Start Source for ADC1
CANTX	94	59	D Out	Controller Area Network Transmit Output.
CANRX	95	60	D In	Controller Area Network Receive Input.
DAC0	25	17	A Out	Digital to Analog Converter 0 Voltage Output. (See DAC Specifica- tion for complete description).
DAC1	1	64	A Out	Digital to Analog Converter 1 Voltage Output. (See DAC Specifica- tion for complete description).
P0.0	62	51	D I/O	Port 0.0. See Port Input/Output section for complete description.
P0.1	61	50	D I/O	Port 0.1. See Port Input/Output section for complete description.
P0.2	60	49	D I/O	Port 0.2. See Port Input/Output section for complete description.
P0.3	59	48	D I/O	Port 0.3. See Port Input/Output section for complete description.
P0.4	58	47	D I/O	Port 0.4. See Port Input/Output section for complete description.
P0.5	57	46	D I/O	Port 0.5. See Port Input/Output section for complete description.

C8051F060/1/2/3



**Table 4.1. Pin Definitions** 

	Pin Nu	mbers						
Name	F060	F061	Туре	Description				
	F062	F063						
P0.6	56	45	D I/O	Port 0.6. See Port Input/Output section for complete description.				
P0.7	55	44	D I/O	Port 0.7. See Port Input/Output section for complete description.				
P1.0/AIN2.0	36	33	A In D I/O	ADC2 Input Channel 0 (See ADC2 Specification for complete description). Port 1.0. See Port Input/Output section for complete description.				
P1.1/AIN2.1	35	32	A In D I/O	ADC2 Input Channel 1 (See ADC2 Specification for complete description). Port 1.1. See Port Input/Output section for complete description.				
P1.2/AIN2.2	34	31	A In D I/O	ADC2 Input Channel 2 (See ADC2 Specification for complete description). Port 1.2. See Port Input/Output section for complete description.				
P1.3/AIN2.3	33	30	A In D I/O	ADC2 Input Channel 3 (See ADC2 Specification for complete description). Port 1.3. See Port Input/Output section for complete description.				
P1.4/AIN2.4	32	29	A In D I/O	ADC2 Input Channel 4 (See ADC2 Specification for complete description). Port 1.4. See Port Input/Output section for complete description.				
P1.5/AIN2.5	31	28	A In D I/O	ADC2 Input Channel 5 (See ADC2 Specification for complete description). Port 1.5. See Port Input/Output section for complete description.				
P1.6/AIN2.6	30	25	A In D I/O	ADC2 Input Channel 6 (See ADC2 Specification for complete description). Port 1.6. See Port Input/Output section for complete description.				
P1.7/AIN2.7	29	24	A In D I/O	ADC2 Input Channel 7 (See ADC2 Specification for complete description). Port 1.7. See Port Input/Output section for complete description.				
P2.0	46	43	D I/O	Port 2.0. See Port Input/Output section for complete description.				
P2.1	45	42	D I/O	Port 2.1. See Port Input/Output section for complete description.				
P2.2	44	41	D I/O	Port 2.2. See Port Input/Output section for complete description.				
P2.3	43	38	D I/O	Port 2.3. See Port Input/Output section for complete description.				
P2.4	42	37	D I/O	Port 2.4. See Port Input/Output section for complete description.				
P2.5	41	36	D I/O	Port 2.5. See Port Input/Output section for complete description.				
P2.6	40	35	D I/O	Port 2.6. See Port Input/Output section for complete description.				
P2.7	39	34	D I/O	Port 2.7. See Port Input/Output section for complete description.				



### Table 4.1. Pin Definitions

	Pin Nu	mbers						
Name	F060	F061	Туре	Description				
	F062	F063						
P3.0	54		D I/O	Port 3.0. See Port Input/Output section for complete description.				
P3.1	53		D I/O	Port 3.1. See Port Input/Output section for complete description.				
P3.2	52		D I/O	Port 3.2. See Port Input/Output section for complete description.				
P3.3	51		D I/O	Port 3.3. See Port Input/Output section for complete description.				
P3.4	50		D I/O	Port 3.4. See Port Input/Output section for complete description.				
P3.5	49		D I/O	Port 3.5. See Port Input/Output section for complete description.				
P3.6	48		D I/O	Port 3.6. See Port Input/Output section for complete description.				
P3.7	47		D I/O	Port 3.7. See Port Input/Output section for complete description.				
P4.5/ALE	93		D I/O	Port 4.5. See Port Input/Output section for complete description. ALE Strobe for External Memory Address Bus (Multiplexed mode).				
P4.6/RD	92		D I/O	<ul> <li>Port 4.6. See Port Input/Output section for complete description</li> <li>/RD Strobe for External Memory Address Bus.</li> </ul>				
P4.7/WR	91		D I/O	Port 4.7. See Port Input/Output section for complete description. /WR Strobe for External Memory Address Bus.				
P5.0/A8	88		D I/O	Port 5.0. See Port Input/Output section for complete description. Bit 8 External Memory Address Bus (Non-multiplexed mode).				
P5.1/A9	87		D I/O	Port 5.1. See Port Input/Output section for complete description.				
P5.2/A10	86		D I/O	Port 5.2. See Port Input/Output section for complete description.				
P5.3/A11	85		D I/O	Port 5.3. See Port Input/Output section for complete description.				
P5.4/A12	84		D I/O	Port 5.4. See Port Input/Output section for complete description.				
P5.5/A13	83		D I/O	Port 5.5. See Port Input/Output section for complete description.				
P5.6/A14	82		D I/O	Port 5.6. See Port Input/Output section for complete description.				
P5.7/A15	81		D I/O	Port 5.7. See Port Input/Output section for complete description.				
P6.0/A8m/A0	80		D I/O	Port 6.0. See Port Input/Output section for complete description. Bit 8 External Memory Address Bus (Multiplexed mode). Bit 0 External Memory Address Bus (Non-multiplexed mode).				
P6.1/A9m/A1	79		D I/O	Port 6.1. See Port Input/Output section for complete description.				
P6.2/A10m/A2	78		D I/O	Port 6.2. See Port Input/Output section for complete description.				
P6.3/A11m/A3	77		D I/O	Port 6.3. See Port Input/Output section for complete description.				
P6.4/A12m/A4	76		D I/O	Port 6.4. See Port Input/Output section for complete description.				

C8051F060/1/2/3





Table 4.1. Pin Definitions

	Pin Nu	umbers		
Name	F060	F061	Туре	Description
	F062	F063		
P6.5/A13m/A5	75		D I/O	Port 6.5. See Port Input/Output section for complete description.
P6.6/A14m/A6	74		D I/O	Port 6.6. See Port Input/Output section for complete description.
P6.7/A15m/A7	73		D I/O	Port 6.7. See Port Input/Output section for complete description.
P7.0/AD0m/D0	72		D I/O	Port 7.0. See Port Input/Output section for complete description. Bit 0 External Memory Address/Data Bus (Multiplexed mode). Bit 0 External Memory Data Bus (Non-multiplexed mode).
P7.1/AD1m/D1	71		D I/O	Port 7.1. See Port Input/Output section for complete description.
P7.2/AD2m/D2	70		D I/O	Port 7.2. See Port Input/Output section for complete description.
P7.3/AD3m/D3	69		D I/O	Port 7.3. See Port Input/Output section for complete description.
P7.4/AD4m/D4	68		D I/O	Port 7.4. See Port Input/Output section for complete description.
P7.5/AD5m/D5	67		D I/O	Port 7.5. See Port Input/Output section for complete description.
P7.6/AD6m/D6	66		D I/O	Port 7.6. See Port Input/Output section for complete description.
P7.7/AD7m/D7	65		D I/O	Port 7.7. See Port Input/Output section for complete description.



C8051F060/1/2/3






C8051F060/1/2/3



Figure 4.2. TQFP-100 Package Drawing





A1-

→ | ← b










C8051F060/1/2/3



Figure 4.4. TQFP-64 Package Drawing



	MIN (mm)	NOM (mm)	
Α	-	-	1.20
A1	0.05	-	0.15
A2	0.95	-	1.05
b	0.17	0.22	0.27
D	-	12.00	-
D1	-	10.00	-
е	-	0.50	-
Ε	-	12.00	-
E1	-	10.00	-



# 5. 16-BIT ADCS (ADC0 AND ADC1)

The ADC subsystem for the C8051F060/1/2/3 consists of two 1 Msps, 16-bit successive-approximation-register ADCs with integrated track-and-hold, a Programmable Window Detector, and a DMA interface (see block diagrams in Figure 5.1 and Figure 5.2). The ADCs can be configured as two separate, single-ended ADCs, or as a differential pair. The Data Conversion Modes, Window Detector, and DMA interface are all configurable under software control via the Special Function Registers shown in Figure 5.1 and Figure 5.2. The voltage references used by ADC0 and ADC1 are selected as described in Section 5.2. The ADCs and their respective track-and-hold circuitry can be independently enabled or disabled with the Special Function Registers. Either ADC can be enabled by setting the ADnEN bit in the ADC's Control register (ADCnCN) to logic 1. The ADCs are in low power shutdown when these bits are logic 0.






Figure 5.1. 16-Bit ADC0 and ADC1 Control Path Diagram







#### 5.1. Single-Ended or Differential Operation

ADC0 and ADC1 can be programmed to operate independently as single-ended ADCs, or together to accept a differential input. In single-ended mode, the ADCs can be configured to sample simultaneously, or to use different conversion speeds. In differential mode, ADC1 is a slave to ADC0, and its configuration is based on ADC0 settings, except during offset or gain calibrations. The DIFFSEL bit in the Channel Select Register AMX0SL (Figure 5.6) selects between single-ended and differential mode.

#### 5.1.1. Pseudo-Differential Inputs

The inputs to the ADCs are pseudo-differential. The actual voltage measured by each ADC is equal to the voltage between the AINn pin and the AINnG pin. AINnG must be a DC signal between -0.2 and 0.6 V. In most systems, AINnG will be connected to AGND. If not tied to AGND, the AINnG signal can be used to negate a limited amount of fixed offset, but it is recommended that the internal offset calibration features of the device be used for this purpose. When operating in differential mode, AIN0G and AIN1G should be tied together. AINn must remain above AINnG in both modes for accurate conversion results.




#### 5.2. Voltage Reference

The voltage reference circuitries for ADC0 and ADC1 allow for many different voltage reference configurations. Each ADC has the capability to use its own dedicated, on-chip voltage reference, or an off-chip reference circuit. A block diagram of the reference circuitry for one ADC is shown in Figure 5.3.

The internal voltage reference circuit for each ADC consists of an independent, temperature stable 1.25 V bandgap voltage reference generator, with an output buffer amplifier which multiplies the bandgap reference by 2. The maximum load seen by the VREFn (VREF0 or VREF1) pin must be less than 100  $\mu$ A to AGND. Bypass capacitors of 0.1  $\mu$ F and 47  $\mu$ F are recommended from the VREFn pin to VRGNDn.

The voltage reference circuitry for each ADC is controlled in the Reference Control Registers. REF0CN (defined in Figure 5.11) is the Reference Control Register for ADC1. The REFnCN registers are used to enable/disable the internal reference and bias generator circuitry for each ADC independently. The BIASEn bits enable the on-board bias generators for each ADC, while the REFBEn bits enable the 2x buffer amplifiers which drive the VREFn pins. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1  $\mu$ A (typical) and the output of the buffer amplifier enters a high impedance state (approximately 25 k Ohms). If the internal voltage reference for an ADC is used, the BIASEn and REFBEn bits for that ADC must both be set to logic 1. If an external reference is used, the REFBEn bit should be set to logic 0. Note that the BIASEn bit for an ADC must be set to logic 1 to enable that ADC, regardless of the voltage reference that is used. If an ADC is not being used, the BIASEn bit can be set to logic 0 to conserve power. The electrical specifications for the Voltage References are given in Table 5.3.





C8051F060/1/2/3



#### **5.3. ADC** Modes of Operation

ADC0 and ADC1 have a maximum conversion speed of 1 Msps. The conversion clocks for the ADCs are derived from the system clock. The ADCnSC bits in the ADCnCF register determine how many system clocks (from 1 to 16) are used for each conversion clock.

#### 5.3.1. Starting a Conversion

For ADC0, conversions can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. For ADC0, conversions may be initiated by:

- 1. Writing a '1' to the AD0BUSY bit of ADC0CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR0;
- 4. A Timer 2 overflow (i.e. timed continuous conversions).

ADC1 conversions can be initiated in five different ways, according to the ADC1 Start of Conversion Mode bits (AD1CM2-AD1CM0) in ADC1CN. For ADC1, conversions may be initiated by:

- 1. Writing a '1' to the AD1BUSY bit of ADC1CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR1;
- 4. A Timer 2 overflow (i.e. timed continuous conversions);
- 5. Writing a '1' to the AD0BUSY bit of ADC0CN.

The ADnBUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of ADnBUSY triggers an interrupt (when enabled) and sets the ADnINT interrupt flag (ADCnCN.5). In single-ended mode, the converted data for ADCn is available in the ADCn data word MSB and LSB registers, ADCnH, ADCnL. In differential mode, the converted data (combined from ADC0 and ADC1) is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L.

When initiating conversions by writing a '1' to ADnBUSY, the ADnINT bit should be polled to determine when a conversion has completed (ADCn interrupts may also be used). The recommended polling procedure is shown below.

Step 1. Write a '0' to ADnINT;Step 2. Write a '1' to ADnBUSY;Step 3. Poll ADnINT for '1';Step 4. Process ADCn data.

When an external start-of-conversion source is required in differential mode the two pins (CNVSTR0 and CNVSTR1) should be tied together.




#### 5.3.2. Tracking Modes


The ADnTM bit in register ADCnCN controls the ADCn track-and-hold mode. When the ADC is enabled, the ADC input is continuously tracked when a conversion is not in progress. When the ADnTM bit is logic 1, each conversion is preceded by a tracking period of 18 SAR clocks (after the start-of-conversion signal). When the CNVSTRn signal is used to initiate conversions, the ADC will track until a rising edge occurs on the CNVSTRn pin (see Figure 5.4 and Table 5.1 for conversion timing parameters). Setting ADnTM to 1 can be useful to ensure that settling time requirements are met when an external multiplexer is used on the analog input (see Section "5.3.3. Settling Time Requirements" on page 51).

#### Figure 5.4. ADC Track and Conversion Example Timing

#### A. ADC Timing for External Trigger Source



#### **B. ADC Timing for Internal Trigger Sources**



C8051F060/1/2/3



ADnSC3-0	ADCnTM = 0	ADCnTM = 1	ADnSC3-0	ADCnTM = 0	ADCnTM = 1
0000	21*SYSCLK	38*SYSCLK	1000	171*SYSCLK	315*SYSCLK
0001	40*SYSCLK	72*SYSCLK	1001	189*SYSCLK	349*SYSCLK
0010	58*SYSCLK	106*SYSCLK	1010	208*SYSCLK	384*SYSCLK
0011	78*SYSCLK	142*SYSCLK	1011	226*SYSCLK	418*SYSCLK
0100	97*SYSCLK	177*SYSCLK	1100	245*SYSCLK	453*SYSCLK
0101	115*SYSCLK	211*SYSCLK	1101	263*SYSCLK	487*SYSCLK
0110	134*SYSCLK	246*SYSCLK	1110	282*SYSCLK	522*SYSCLK
0111	152*SYSCLK	280*SYSCLK	1111	300*SYSCLK	556*SYSCLK

Table 5.1. Conversion Timing (t<sub>Conv</sub>)



#### 5.3.3. Settling Time Requirements

If the input to the ADC is changed rapidly (such as an external multiplexer change or any other form of step input), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC input resistance, the ADC sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 5.5 shows the equivalent ADC input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. An absolute minimum settling time of 280 ns is required after any step change on the input.

#### **Equation 5.1. ADC0 Settling Time Requirements**

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$


Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 $R_{TOTAL}$  is the sum of the ADC input resistance and any external source resistance.


*n* is the ADC resolution in bits (16).

### Figure 5.5. ADC0 and ADC1 Equivalent Input Circuits



**Differential Mode** 

Single-Ended Mode







## Figure 5.6. AMX0SL: AMUX Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	DIFFSEL	-	-	-	-	-	-	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bit 7:	RESERVED. V	Vrite to 0b.						
Bit 6:	DIFFSEL: Full	y Different	ial Conversi	on Mode Sel	ect Bit.			
	0: Operate In S	•						
	1: Operate In I	0						
Bit 5-0:	RESERVED. V	Write to 000	000b.					
NOTE:	For single-end				ored in ADC	0H and ADC	COL, while t	the ADC1
	Data Word is s	tored in AD	C1H and Al	DC1L.				
	T 1:00 1		mbinad AD	C Data Wor	d is stored in	ADC0H and	ADCOL 4	and is a 2's
					d is stored in	ADC0H and		and is a 2's



# Figure 5.7. ADC0CF: ADC0 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
AD0SC3	AD0SC2	AD0SC1	AD0SC0	AD0SCAL	AD0GCAL	AD0LCAL	AD00CAL	11110000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
Bits 7-4:	AD0SC3-0: A	ADC0 SAR (	Conversion C	Clock Period	Bits.							
	SAR Convers	ion clock is	divided dow	n from the sy	stem clock a	ccording to t	the AD0SC b	oits				
	(AD0SC3-0).	The number	of system c	locks used fo	r each SAR o	conversion c	lock is equal	to				
	AD0SC + 1. (	Note: the Al	DC0 SAR Co	onversion Clo	ock should be	e less than or	equal to 25	MHz).				
	See Table 5.1											
Bit 3:	AD0SCAL: S											
	0: Internal ground and reference voltage are used during offset and gain calibration.											
	1: External vo			g offset and g	ain calibratio	on.						
Bit 2:	AD0GCAL: Gain Calibration.											
	Read:											
	0: Gain Calibration is completed or not yet started.											
	1: Gain Calibration is in progress.											
	Write:											
	0: No Effect.											
	1: Initiates a g			is idle.								
Bit 1:	AD0LCAL: Linearity Calibration											
	Read											
	0: Linearity Calibration is completed or not yet started											
	1: Linearity Calibration is in progress											
	Write											
	0: No Effect 1: Initiates a linearity calibration if ADC0 is idle											
<b>D</b> '' 0				CO is idle								
Bit 0:	AD0OCAL: (	Difset Calibr	ation.									
	Read:											
	0: Offset Cali		-	ot yet started	•							
	1: Offset Cali Write:	bration is in	progress.									
	0: No Effect.											
	U. INU Effect.											





# Figure 5.8. ADC1CF: ADC1 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
AD1SC3	AD1SC2	AD1SC1	AD1SC0	AD1SCAL	AD1GCAL	AD1LCAL	AD10CAL	11110000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
Bits 7-4:	AD1SC3-0: A	ADC1 SAR (	Conversion C	Clock Period	Bits.							
	SAR Convers	ion clock is	divided dow	n from the sy	stem clock a	ccording to t	the AD1SC b	oits				
	(AD1SC3-0).	The number	of system c	locks used fo	r each SAR o	conversion c	lock is equal	to				
	AD1SC + 1. (	Note: the Al	DC1 SAR C	onversion Cl	ock should be	e less than or	equal to 25	MHz).				
	See Table 5.1	for conversi	on timing de	etails.								
Bit 3:	AD1SCAL: S	system Calib	ration Enabl	e.								
	0: Internal ground and reference voltage are used for offset and gain calibration.											
	1: External vo	oltages can b	e used for of	fset and gain	calibration.							
Bit 2:	AD1GCAL: 0	Gain Calibra	tion.									
	Read:											
	0: Gain Calib	ration is com	pleted or no	t yet started.								
	1: Gain Calibration is in progress.											
	Write:											
	0: No Effect.											
	1: Initiates a g	gain calibrati	on if ADC1	is idle.								
Bit 1:	AD1LCAL: I	Linearity Cal	ibration									
	Read											
	0: Linearity Calibration is completed or not yet started											
	1: Linearity Calibration is in progress											
	Write											
	0: No Effect											
	1: Initiates a linearity calibration if ADC1 is idle											
Bit 0:	AD10CAL: 0	Offset Calibr	ation.									
	Read:											
	0: Offset Cali		-	ot yet started	•							
	1: Offset Cali	bration is in	progress.									
	Write:											
	0: No Effect.											
	1: Initiates an	offset calibr	ation if AD(	1 is idle								



## Figure 5.9. ADC0CN: ADC0 Control Register

SFR Addres R/W	ss: 0xE8 R/W	(bit address R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
AD0E1		AD0INT A		AD0CM1	AD0CM0	ADOWINT	-	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
Bit 7:	AD0EN: AD0											
	0: ADC0 Disa											
				d ready for	data conversi	ons or calibration	ons.					
Bit 6:	AD0TM: AD0			• • •	1							
				-	ous unless a c	onversion is in	process.					
Bit 5:	1: Tracking D AD0INT: AD				Flog							
DII J.	This flag must		-	-	riag.							
					ce the last tir	ne this flag was	cleared					
	1: ADC0 has o				ee me last m	ne this hag was	cicarea.					
Bit 4:	AD0BUSY: A	-		151011.								
	Read:											
		version is co	mplete or a	conversion	is not curren	tly in progress.	AD0INT	is set to				
	logic 1 on the falling edge of AD0BUSY.											
	1: ADC0 Conversion is in progress.											
	Write:											
	0: No Effect.											
	1: Initiates AI											
Bits 3-2:	AD0CM1-0: A		of Conversi	on Mode Se	elect.							
	If $AD0TM = 0$		•									
	00: ADC0 cor					JSY.						
	01: ADC0 conversion initiated on overflow of Timer 3.											
	<ul><li>10: ADC0 conversion initiated on rising edge of external CNVSTR0.</li><li>11: ADC0 conversion initiated on overflow of Timer 2.</li></ul>											
	If $ADC0 con$				1101 2.							
			e write of '	1' to $AD0B$	USY and last	s for 16 SAR cl	ocks follo	owed by cor				
	version.		• • • • • • • • • • • • • • • • • • • •	1 10 112 02			, 1011	o n <b>e</b> a o j <b>e</b> o i				
		started by the	e overflow	of Timer 3 a	nd lasts for 1	6 SAR clocks, f	followed b	y conversio				
	10: ADC0 cor							•				
	11: Tracking s	tarted by the	e overflow o	of Timer 2 a	nd lasts for 1	6 SAR clocks, f	followed b	y conversio				
Bit 1:	AD0WINT: A	DC0 Windo	w Compare	e Interrupt F	lag.							
	This bit must											
						nce this flag wa	as last clea	red.				
	1. ADCO Win	dow Comna	rison Data 1	match has o	curred.							
Bit 0:	RESERVED:											

C8051F060/1/2/3



## Figure 5.10. ADC1CN: ADC1 Control Register


SFR Addres	s: 0xE8	(bit addres	sable)										
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
AD1EN			AD1BUSY	AD1CM2	AD1CM1	AD1CM0	-	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0						
Bit 7:	AD1EN: AD0	~1 Enable B	it										
Dit 7.	0: ADC1 Disa			ower shutdo	wn								
						ons or calibrati	ons						
Bit 6:	AD1TM: AD			<i>a i vaa</i> j 101 .			01101						
				g is continuc	ous unless a co	onversion is in	process.						
	1: Tracking D						-						
Bit 5:	AD1INT: AD				Flag.								
	This flag mus												
					ce the last tin	ne this flag was	s cleared.						
<b>D</b> 1.4	1: ADC1 has	-		rsion.									
Bit 4:	AD1BUSY: A	ADCI Busy	Bit.										
	Read:		man lata an a	annin	is not an man	the in magness		ia aat ta					
	0: ADC1 Conversion is complete or a conversion is not currently in progress. AD1INT is set to logic 1 on the falling edge of AD1BUSY.												
	1: ADC1 Conversion is in progress.												
	Write:												
	0: No Effect.												
	1: Initiates AI	DC1 Conver	sion if AD1	CM2-0 = 00	0b.								
Bits 3-1:	AD1CM2-0: .												
	If AD1TM =	0:											
	000: ADC1 c					USY.							
	010: ADC1 c												
	100: ADC1 co					VSTR1.							
	110: ADC1 co												
	xx1: ADC1 conversion initiated on every write of '1' to AD0BUSY in ADC0CN												
	If AD1TM =		he write of	(1) to AD1B	USV and last	ts for 16 SAR c	locks fol	owed by con					
	version.	statts with		I WADID	UST allu las	IS TOT TO SAR C	10085, 101	lowed by con-					
		started by t	he overflow	of Timer 3	and lasts for	16 SAR clocks	followed	by conver-					
	sion.	, started by t		or rinter 5			, 10110 ea						
	100: ADC1 co	onversion st	arts on risin	g CNVSTR	edge.								
						16 SAR clocks	, followed	by conver-					
	sion.	-						-					
	-	starts with	he write of	'1' to AD0B	USY and last	ts for 16 SAR c	locks, fol	lowed by con-					
	version.												
Bit 0:	RESERVED:	Write to 0b.											



### Figure 5.11. REF0CN: Reference Control Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	-	-	-	BIASE0	REFBE0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-				
	SFR Address: 0xD1 SFR Page: 0 Bits7-2: RESERVED. Read = 000000b; Write = 000000b.											
Bits7-2: RESERVED. Read = 000000b; Write = 000000b.												
Bit1:	BIASE0: ADC0 Bias Generator Enable Bit. (Must be '1' if using ADC0).											
	0: ADC0 Inter	rnal Bias Ge	nerator Off.									
	1: ADC0 Inter	rnal Bias Ge	nerator On.									
Bit0:	REFBE0: Inte	ernal Referer	ice Buffer fo	r ADC0 Ena	ble Bit.							
	0: Internal Re	ference Buff	er for ADC0	Off. Externa	al voltage ref	ference can b	be used.					
	1: Internal Re	ference Buff	er for ADC0	On. Internal	voltage refe	erence is driv	en on the VI	REF0 pin.				


## Figure 5.12. REF1CN: Reference Control Register 1








## Figure 5.13. ADC0H: ADC0 Data Word MSB Register



## Figure 5.14. ADC0L: ADC0 Data Word LSB Register





C8051F060/1/2/3

## Figure 5.15. ADC0 Data Word Example


*	rsion Map, AIN0 Input in Single-Endec	d Mod
(AMX0SL = 0x00)		
AIN0-AIN0G (Volts)	ADC0H:ADC0L	
VREF * (65535/65536)	0xFFFF	
VREF / 2	0x8000	
VREF * (32767/65536)	0x7FFF	
0	0x0000	
Example: ADC0 Data Word Conve (AMX0SL = 0x40)	rsion Map, AIN0-AIN1 Differential Inp	out Pa
*	rsion Map, AIN0-AIN1 Differential Inp ADC0H:ADC0L	put Pa
(AMX0SL = 0x40)		out Pa
(AMX0SL = 0x40) AIN0-AIN1 (Volts)	ADC0H:ADC0L	put Pa
(AMX0SL = 0x40) AIN0-AIN1 (Volts) VREF * (32767/32768)	ADC0H:ADC0L 0x7FFF	put Pa
(AMX0SL = 0x40) AIN0-AIN1 (Volts) VREF * (32767/32768) VREF / 2	ADC0H:ADC0L 0x7FFF 0x4000	put Pa
(AMX0SL = 0x40) AIN0-AIN1 (Volts) VREF * (32767/32768) VREF / 2 VREF * (1/32768)	ADC0H:ADC0L           0x7FFF           0x4000           0x0001	put Pa
(AMX0SL = 0x40) AIN0-AIN1 (Volts) VREF * (32767/32768) VREF / 2 VREF * (1/32768) 0	ADC0H:ADC0L           0x7FFF           0x4000           0x0001           0x0000	put Pa

$$Code = Vin \times \frac{Gain}{VREF} \times 2^n$$
; 'n' = 16 for Single-Ended; 'n'=15 for Differential.







### Figure 5.16. ADC1H: ADC1 Data Word MSB Register



## Figure 5.17. ADC1L: ADC1 Data Word LSB Register



### Figure 5.18. ADC1 Data Word Example



For differential mode, the differential data word appears in ADC0H and ADC0L. The single-ended ADC1 results are always present in ADC1H and ADC1L, regardless of the operating mode.



### 5.4. Calibration

The ADCs are calibrated for linearity, offset, and gain in production. ADC0 and ADC1 can also be independently calibrated for each of these parameters in-system. Calibrations are initiated using bits in the ADC0 or ADC1 Configuration Register. The calibration coefficients can be accessed using the ADC Calibration Pointer Register (ADC0CPT, Figure 5.22) and the ADC Calibration Coefficient Register (ADC0CCF, Figure 5.23). The CPTR bits in ADC0CPT allow the ADC0CCF register to read and write specific calibration coefficients. Figure 5.19 shows the Calibration Coefficient locations.

	ADC0CCF							
ADC0CPT Bits 5-0	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x00								
		Lineari	ty Calibratio	n Coefficien	ts (locations	0x00 throug	h 0x12)	
0x12								
0x13	Offset7	Offset6	Offset5	Offset4	Offset3	Offset2	Offset1	Offset0
0x14			Offset13	Offset12	Offset11	Offset10	Offset9	Offset8
0x15	Gain7	Gain6	Gain5	Gain4	Gain3	Gain2	Gain1	Gain0
0x16				Gain12	Gain11	Gain10	Gain9	Gain8

### Figure 5.19. Calibration Coefficient Locations

The ADCs are calibrated for linearity in production. Under normal circumstances, no additional linearity calibration is necessary. If linearity calibrations are desired, they can be initiated by setting the ADCnLCAL bit to '1'. When the calibration is finished, the ADCnLCAL bit will be set to '0' by the hardware. Linearity Calibration Coefficients are stored in the "trim" locations shown in Equation 5.19.

Offset and gain calibrations can be performed using either internal or external voltages as calibration sources. The ADCnSCAL bit determines whether the internal or external voltages are used in the calibration process. To ensure accuracy, offset calibration should be done prior to a gain calibration. The offset and gain calibration coefficients are decoded in Figure 5.20. Offset calibration is initiated by setting the ADCnOCAL bit to '1'. When the calibration is finished, the ADCnOCAL bit will be set to '0' by the hardware. Offset calibration can compensate for offset errors of approximately  $\pm 3.125\%$  of full scale. The offset value is added to the AINnG input prior to digitization by the ADC. Gain calibration is initiated by setting the ADCnGCAL bit to '1'. When the calibration is finished, the ADCnGCAL bit will be set to '0' by the hardware. Gain calibration can compensate for slope errors of approximately  $\pm 3.125\%$ . The gain value is added to the ADC's VREF path to change the slope of the converter's transfer function. Figure 5.21 shows how the offset and gain values affect the analog signals used by the ADC.






## Figure 5.20. Offset and Gain Register Mapping

Offset Register (14 Bits)	Approximate Offset Change (V)
0x3FFF	-3.125% * VREF
0x2000	0
0x0000	+3.125% * VREF
	$\frac{0x2000 - Offset Register}{8192} \times 3.125\% \times VR$ the slope of the ADC transfer function
	0.72
e gain register value affects	the slope of the ADC transfer func
ne gain register value affects Gain Register (13 Bits)	the slope of the ADC transfer function Approximate Slope Change

### Figure 5.21. Offset and Gain Calibration Block Diagram






# Figure 5.22. ADC0CPT: ADC Calibration Pointer Register

SFR Page: SFR Addres	F s: 0xBA							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
INCR	ADCSEL	CPTR5	CPTR4	CPTR3	CPTR2	CPTR1	CPTR0	11010111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
<ul> <li>Bit 7: INCR: Pointer Address Automatic Increment.</li> <li>0: Disable Auto-Increment.</li> <li>1: Enable Auto-Increment. CPTR5-0 will automatically be incremented after each read or write to ADC0CCF.</li> </ul>								
Bit 6:	ADCSEL: ADC Calibration Coefficient Select. 0: Reads and Writes of ADC0CCF will access ADC0 Calibration Coefficients. 1: Reads and Writes of ADC0CCF will access ADC1 Calibration Coefficients.							
Bits 5-0:	s 5-0: CPTR5-0: Calibration Coefficent Pointer.							
	Select which (	Calibration (	Coefficient lo	cation will b	e accessed w	when ADC0C	CCF is read o	or written.

## Figure 5.23. ADC0CCF: ADC Calibration Coefficient Register



C8051F060/1/2/3



#### 5.5. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). The Window Detector can be used in single-ended or differential mode. In signle-ended mode, the Window Detector compares the ADC0GTx and ADC0LTx registers to the output of ADC0. In differential mode, the combined output of ADC0 and ADC1 (contained in the ADC0 data registers) is used for the comparison. Reference comparisons are shown starting on page 66. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.





Figure 5.24. ADC0GTH: ADC0 Greater-Than Data High Byte Register


### Figure 5.25. ADC0GTL: ADC0 Greater-Than Data Low Byte Register








### Figure 5.26. ADC0LTH: ADC0 Less-Than Data High Byte Register



### Figure 5.27. ADC0LTL: ADC0 Less-Than Data Low Byte Register







## Figure 5.28. 16-Bit ADC0 Window Interrupt Example: Single-Ended Data

Input Voltage (AIN0 - AIN0G)	ADC0 Data Word		Input Voltage (AIN0 - AIN0G)	ADC0 Data Word	
REF x (65535/65536)	0xFFFF 0x2001	AD0WINT not affected	REF x (65535/65536)	0xFFFF 0x2001	AD0WINT=1
REF x (8192/65536)	0x2000	ADC0LTH:ADC0LTL	REF x (8192/65536)	0x2000	ADC0GTH:ADC0GTL
	0x1FFF	AD0WINT=1		0x1FFF	AD0WINT
	0x1001			0x1001	not affected
REF x (4096/65536)	0x1000	ADC0GTH:ADC0GTL	REF x (4096/65536)	0x1000	ADC0LTH:ADC0LTL
	0x0FFF	AD0WINT not affected		0x0FFF	AD0WINT=1
0	0x0000		0	0x0000	
	0LTL = 0x20 0GTL = 0x10 Conversion e Interrupt (A	00. will cause an ADC0 D0WINT = '1') if	Given: AMX0SL = 0x00, ADC0LTH:ADC0L ADC0GTH:ADC0C An ADC0 End of C Window Compare I the resulting ADC0 < 0x1000.	GTL = 0x2000 Conversion wi Interrupt (AD	0. 111 cause an ADC0 0WINT = '1') if



Input Voltage (AIN0 - AIN1)	ADC0 Data Word		Input Voltage (AIN0 - AIN1)	ADC0 Data Word	
REF x (32767/32768)	0x7FFF 0x1001	AD0WINT not affected	REF x (32767/32768)	0x7FFF 0x1001	AD0WINT=1
REF x (4096/32768)	0x1000	ADC0LTH:ADC0LTL	REF x (4096/32768)	0x1000	ADC0GTH:ADC0GTL
	0x0FFF			0x0FFF	AD0WINT
	0x0000	AD0WINT=1		0x0000	not affected
REF x (-1/32768)	0xFFFF	ADC0GTH:ADC0GTL	REF x (-1/32768)	0xFFFF	ADC0LTH:ADC0LTL
-REF	0xFFFE 0x8000	AD0WINT not affected	-REF	0xFFFE 0x8000	AD0WINT=1
	0LTL = 0x10 0GTL = 0xFI f Conversion e Interrupt (A C0 Data Word	FFF. will cause an ADC0 D0WINT = '1') if l is < 0x1000 and	Given: AMX0SL = 0x40, ADC0LTH:ADC0L ADC0GTH:ADC0C An ADC0 End of C Window Compare I the resulting ADC0 > 0x1000. (In two's 0xFFFF = -1.)	STL = 0x1000 onversion wi nterrupt (AD) Data Word is	). 11 cause an ADC0 0WINT = '1') if 5 < 0xFFFF or

## Figure 5.29. 16-Bit ADC0 Window Interrupt Example: Differential Data

C8051F060/1/2/3



### Table 5.2. 16-Bit ADC0 and ADC1 Electrical Characteristics

### VDD = 3.0V, AV+ = 3.0V, AVDD = 3.0V, VREF = 2.50V (REFBE=0), -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY				1	
Resolution			16		bits
Integral Nonlinearity (C8051F060/1)	Single-Ended Differential		±0.75 ±0.5	±2 ±1	LSB
Integral Nonlinearity (C8051F062/3)	Single-Ended Differential		±1.5 ±1	±4 ±2	LSB
Differential Nonlinearity	Guaranteed Monotonic		±0.5		LSB
Offset Error			0.1		mV
Full Scale Error			0.008		%F.S.
Gain Temperature Coefficient			TBD		ppm/°C
DYNAMIC PERFORMANCE				II	
Signal-to-Noise Plus Distortion	Fin = 10 kHz, Single-Ended Fin = 100 kHz, Single-Ended Fin = 10 kHz, Differential Fin = 100 kHz, Differential		86 TBD 89 TBD		dB dB dB dB
Total Harmonic Distortion	Fin = 10 kHz, Single-Ended Fin = 100 kHz, Single-Ended Fin = 10 kHz, Differential Fin = 100 kHz, Differential		96 TBD 103 TBD		dB dB dB dB
Spurious-Free Dynamic Range	Fin = 10 kHz, Single-Ended Fin = 100 kHz, Single-Ended Fin = 10 kHz, Differential Fin = 100 kHz, Differential		97 TBD 104 TBD		dB dB dB dB
CMRR	Fin = 10  kHz		86		dB
Channel Isolation			100		dB
TIMING					
SAR Clock Frequency				25	MHz
Conversion Time in SAR Clocks		18			clocks
Track/Hold Acquisition Time		280			ns
Throughput Rate				1	Msps
Aperture Delay	External CNVST Signal		1.5		ns
RMS Aperture Jitter	External CNVST Signal		5		ps
ANALOG INPUTS	•				
Input Voltage Range	Single-Ended (AINn - AINnG) Differential (AIN0 - AIN1)	0 -VREF		VREF VREF	V V
Input Capacitance			80		pF



### Table 5.2. 16-Bit ADC0 and ADC1 Electrical Characteristics

VDD = 3.0V, AV+ = 3.0V, AVDD = 3.0V, VREF = 2.50V (REFBE=0), -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Input Range	AIN0 or AIN1	-0.2		AV+	V
	AIN0G or AIN1G (DC Only)	-0.2		0.6	V
POWER SPECIFICATIONS					
Power Supply Current (each AD	C) Operating Mode, 1 Msps				
	AV+		4.0		mA
	AVDD		1.5		mA
	Shutdown Mode		1		μA
Power Supply Rejection	$VDD \pm 5\%$		±0.5		LSB

#### Table 5.3. Voltage Reference 0 and 1 Electrical Characteristics

VDD = 3.0 V, AV+ = 3.0 V, AVDD = 3.0V,  $-40^{\circ}C$  to  $+85^{\circ}C$  unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INTERNAL REFERENCE				•	•
Output Voltage	25°C ambient		2.45		V
VREF Temperature Coefficient			15		ppm/°C
Power Supply Current (each Volt- age Reference)	AV+		1.5		mA
EXTERNAL REFERENCE				•	•
Input Voltage Range		2.0		AV+	V
Input Current	ADC throughput = 1 Msps		450		μΑ





Notes



# 6. DIRECT MEMORY ACCESS INTERFACE (DMA0)

The DMA interface works in conjunction with ADC0 and ADC1 to write ADC outputs directly to a specified region of XRAM. The DMA interface is configured by software using the Special Function Registers shown in Figure 6.1. Up to 64 instructions can be programmed into the Instruction Buffer to designate a sequence of DMA operations. The Instruction Buffer is accessed by the DMA Control Logic, which gathers the appropriate data from the ADCs and controls writes to XRAM. The DMA instructions tell the DMA Control Logic which ADC(s) to expect results from, but do not initiate the actual conversions. It is important to configure the ADCs for the desired start-of-conversion source, voltage reference, and SAR clock frequency prior to starting the DMA interface. For information on setting up the ADCs, refer to Section "5. 16-Bit ADCs (ADC0 and ADC1)" on page 45.




Figure 6.1. DMA0 Block Diagram

#### 6.1. Writing to the Instruction Buffer

The Instruction Buffer has 64 8-bit locations that can be programmed with a sequence of DMA instructions. Filling the Instruction Buffer is done with the Special Function Registers DMA0IPT (DMA Instruction Write Address Register, Figure 6.6) and DMA0IDT (DMA Instruction Write Data Register, Figure 6.7). Instructions are written to the Instruction Buffer at address DMA0IPT when the instruction word is written to DMA0IDT. Reading the register DMA0IDT will return the instruction Word at location DMA0IPT. After a write or read operation on DMA0IDT, the DMA0IPT register is automatically incremented to the next Instruction Buffer location.

C8051F060/1/2/3



### 6.2. DMA0 Instruction Format

DMA instructions can request single-ended data from both ADC0 and ADC1, as well as the differential combination of the two ADC inputs. The instruction format is identical to the DMA0IDT register, shown in Figure 6.7. Depending on which bits are set to '1' in the instruction word, either 2 or 4 bytes of data will be written to XRAM for each DMA instruction cycle (excluding End-Of-Operation instructions). Table 6.1 details all of the valid DMA instructions. Instructions not listed in the table are not valid DMA instructions, and should not be used. Note that the ADCs can be independently controlled by the microcontroller when their outputs are not requested by the DMA.

Table 6.1. DMA0 Instruct	ion Set
--------------------------	---------

Instruction Word	Description	First Data Written to XRAM (2 bytes)	Second Data Written to XRAM (2 bytes)
00000000b	End-Of-Operation	none	none
1000000b	End-Of-Operation with Continuous Conversion	none	none
x0010000b	Retrieve ADC0 Data	ADC0H:ADC0L	none
x0100000b	Retrieve ADC1 Data	ADC1H:ADC1L	none
x0110000b	Retrieve ADC0 and ADC1 Data	ADC0H:ADC0L	ADC1H:ADC1L
x10x0000b	Retrieve Differential Data	ADC0H:ADC0L (differential result from both ADCs)	none
x11x0000b	Retrieve Differential and ADC1 Data	ADC0H:ADC0L (differential result from both ADCs)	ADC1H:ADC1L

#### 6.3. XRAM Addressing and Setup

The DMA Interface can be configured to access either on-chip or off-chip XRAM. Any writes to on-chip XRAM by the DMA Control Logic occur when the processor core is not accessing the on-chip XRAM. This ensures that the DMA will not interfere with processor instruction timing.

Off-chip XRAM access (only available on the C8051F060/2) is controlled by the DMA0HLT bit in DMA0CF (DMA Configuration Register, Figure 6.5). The DMA will have full access to off-chip XRAM when this bit is '0', and the processor core will have full access to off-chip XRAM when this bit is '1'. The DMA0HLT bit should be controlled in software when both the processor core and the DMA Interface require access to off-chip XRAM data space. Before setting DMA0HLT to '1', the software should check the DMA0XBY bit to ensure that the DMA is not currently accessing off-chip XRAM. The processor core cannot access off-chip XRAM while DMA0HLT is '0'. The processor will continue as though it was able to perform the desired memory access, but the data will not be written to or read from off-chip XRAM. When the processor core is finished accessing off-chip XRAM, DMA0HLT should be set back to '0'in software to return control to the DMA Interface. The DMA Control Logic will wait until DMA0HLT is '0' before writing data to off-chip XRAM. If new data becomes available to the DMA Interface before the previous data has been written, an overflow condition will occur, and the new data word may be lost.

The Data Address Pointer Registers (DMA0DSH and DMA0DSL) contain the 16-bit XRAM address location where the DMA interface will write data. When the DMA is initially enabled, the DMA Data Address Pointer Registers are initialized to the values contained in the DMA Data Address Beginning Registers (DMA0DAH and DMA0DAL). The Data Address Pointer Registers are automatically incremented by 2 or 4 after each data write by the DMA interface.



### 6.4. Instruction Execution in Mode 0

When the DMA interface begins an operation cycle, the DMA Instruction Status Register (DMA0ISW, Figure 6.9) is loaded with the address contained in the DMA Instruction Boundary Register (DMA0BND, Figure 6.8). The instruction is fetched from the Instruction Buffer, and the DMA Control Logic waits for data from the appropriate ADC(s). The DMA will execute each instruction once, and then increment DMA0ISW to the next instruction address. When the current DMA instruction is an End of Operation instruction, the Instruction Status Register is reset to the Instruction Boundary Register. If the Continuous Conversion bit (bit 7, CCNV) in the End of Operation instruction word is set to '1', the Repeat Counter is ignored, and the DMA will continue to execute instructions indefinitely. When CCNV is set to '0', the Repeat Counter (registers DMA0CSH and DMA0CSL) is decremented, and the DMA will continue to execute instructions until the Repeat Counter reaches 0x0000. The Repeat Counter is initialized with the Repeat Counter Limit value (registers DMA0CTH and DMA0CTL) at the beginning of the DMA operation. An example of Mode 0 operation is shown in Figure 6.2.




Figure 6.2. DMA Mode 0 Operation


C8051F060/1/2/3



### 6.5. Instruction Execution in Mode 1

When the DMA interface begins an operation cycle, the DMA Instruction Status Register (DMA0ISW, Figure 6.9) is loaded with the address contained within the DMA Instruction Boundary Register (DMA0BND, Figure 6.8). The instruction is fetched from the Instruction Buffer, and the DMA Control Logic waits for data from the appropriate ADC(s). At the end of an instruction, the Repeat Counter (Registers DMA0CSH and DMA0CSL) is decremented, and the instruction will be repeated until the Repeat Counter reaches 0x0000. The Repeat Counter is then reset to the Repeat Counter Limit value (Registers DMA0CTH and DMA0CTL), and the DMA will increment DMA0ISW to the next instruction address. When the current DMA instruction is an End of Operation instruction, the Instruction Status Register is reset to the Instruction Boundary Register. If the Continuous Conversion bit (bit 7, CCNV) in the End of Operation instruction word is set to '1', the DMA will continue to execute instructions. When CCNV is set to '0', the DMA will stop executing instructions at this point. An example of Mode 1 operation is shown in Figure 6.3.

#### Figure 6.3. DMA Mode 1 Operation





#### 6.6. Interrupt Sources

The DMA contains multiple interrupt sources. Some of these can be individually enabled to generate interrupts as necessary. The DMA Control Register (DMA0CN, Figure 6.4) and DMA Configuration Register (DMA0CF, Figure 6.5) contain the enable bits and flags for the DMA interrupt sources. When an interrupt is enabled and the interrupt condition occurs, a DMA interrupt will be generated (EIE2.7 is set to '1').

The DMA flags that can generate a DMA0 interrupt are:

1. DMA Operations Complete (DMA0CN.6, DMA0INT) occurs when all DMA operations have been completed, and the DMA interface is idle.

2. ADC1 Data Overflow Error (DMA0CN.4, DMA0DE1) occurs when the DMA interface cannot access XRAM for two conversion cycles of ADC1. This flag indicates that at least one conversion result from ADC1 has been discarded.

3. ADC0 Data Overflow Error (DMA0CN.3, DMA0DE0) occurs when the DMA interface cannot access XRAM for two conversion cycles of ADC0. This flag indicates that at least one conversion result from ADC0 has been discarded.

4. ADC1 Data Overflow Warning (DMA0CN.1, DMA0DO1) occurs when data from ADC0 becomes available and the DMA has not yet written the previous results to XRAM. This interrupt source can be enabled and disabled with the Data Overflow Warning Enable bit (DMA0CN.2, DMA0DOE).

5. ADC0 Data Overflow Warning (DMA0CN.0, DMA0DO0) occurs when data from ADC1 becomes available and the DMA has not yet written the previous results to XRAM. This interrupt source can be enabled and disabled with the Data Overflow Warning Enable bit (DMA0CN.2, DMA0DOE).

6. Repeat Counter Overflow (DMA0CF.2, DMA0CI) occurs when the Repeat Counter reaches the Repeat Counter Limit. This interrupt source can be enabled and disabled with the Repeat Counter Overflow Interrupt Enable bit (DMA0CF.3, DMA0CIE).

7. End Of Operation (DMA0CF.0, DMA0EO) occurs when an End Of Operation instruction is reached in the Instruction Buffer. This interrupt source can be enabled and disabled with the End Of Operation Interrupt Enable bit (DMA0CF.1, DMA0EOE).

#### 6.7. Data Buffer Overflow Warnings and Errors

The data paths from the ADCs to XRAM are double-buffered when using the DMA interface. When a conversion is completed by the ADC, it first enters the ADCs data register. If the DMA's data buffer is empty, the conversion results will immediately be written into the DMA's internal data buffer for that ADC. Data in the DMA's internal data buffer is written to XRAM at the first available opportunity (see Section "6.3. XRAM Addressing and Setup" on page 72). Conversion results from the ADC's data registers are not copied into the DMA's data buffer until data in the buffer has been written to XRAM. When a conversion is completed and the DMA's data buffer is not empty, an overflow warning flag is generated. If a second conversion data word becomes available before the DMA's data buffer is written to XRAM, the data in the ADC's data registers is over-written with the new data word, and a data overflow error flag is generated.





## Figure 6.4. DMA0CN: DMA0 Control Register

SFR Page: SFR Address	0x03	(bit addressab	le)								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
		DMA0MD I						00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000			
Bit 7:		MA0 Enable.									
	Write:										
		0 Operations.									
	-	A0 Operations	•								
	Read:										
	0: DMA0 is Idle. 1: DMA0 Operation is in Progress.										
	-	OMA0 Operati	0	ete Flag							
		not complete									
		erations are con	-		cleared by so	oftware					
	1	DMA0 Mode S	1	is on must ov	cicaled by st	sitware.					
	0: DMA0 will operate in Mode 0.										
	1: DMA0 will operate in Mode 1.										
		ADC1 Data O <sup>1</sup>		ror Flag.							
	0: ADC1 Data Overflow has not occured.										
	1: ADC1 Dat software.	a Overflow ha	s occured,	and data fron	n ADC1 has b	een lost. Th	is bit must be	cleared by			
		ADC0 Data O	verflow Er	ror Flag							
	DMA0DE0: ADC0 Data Overflow Error Flag. 0: ADC0 Data Overflow has not occured.										
	1: ADC0 Data Overflow has occured, and data from ADC0 has been lost. This bit must be cleared by										
	software.		,					·			
Bit 2:	DMA0DOE:	Data Overflov	w Warning	Interrupt Ena	ble.						
	0: Disable Data Overflow Warning interrupts.										
		ta Overflow W	0								
		ADC1 Data O		0 0							
		Data Buffer W	•								
		a Buffer is full	, and the D	MA has not	written previo	ous data to Y	KRAM. This	bit must be			
	cleared by so		a	·1							
		ADC0 Data O		0 0	1						
		Data Buffer W	U			1		1.14			
	1: ADC0 Dat cleared by so	a Buffer is full ftware.	, and the L	MA has not	written previo	ous data to $\Sigma$	KAM. This	bit must be			




## Figure 6.5. DMA0CF: DMA0 Configuration Register

SFR Addres R/W	R	bit address R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	T DMA0XBY	IX/ VV	IX/ W	DMA0CIE	DMA0CI	DMA0EOE	DMA0EO	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	0000000			
BR7	Dito	Bits	DIT	Dits	DILL	Bitt	Dito				
Bit 7:	DMA0HLT: H	alt DMA0 (	Off-Chip XI	RAM Access (	C8051F060	/2 Only).					
	0: DMA0 has o					• /					
	1: Processor co	re has com	plete access	to off-chip X	RAM. DMA	0 will wait u	ntil this bit i	s '0' before			
	writing to off-o	hip XRAM	locations.								
Bit 6:	DMA0XBY: C	ff-chip XR	AM Busy F	lag (C8051F0	60/2 Only).						
	0: DMA0 is no		1								
	1: DMA0 is ac	cessing off-	chip XRAN	4.							
Bits 5-4:	RESERVED. V										
Bit 3:	DMA0CIE: Re	1		1	ble.						
	0: Disable Repeat Counter Overflow Interrupt. 1: Enable Repeat Counter Overflow Interrupt.										
	1			-							
Bit 2:	DMA0CI: Rep			0							
	0: Repeat Counter Overflow has not occured.										
	1: Repeat Cour				ust be clear	ed by softwa	re.				
Bit 1:	DMA0EOE: E										
	0: Disable End	-	1								
<b>D</b> '/ 0	1: Enable End-	1	-	•							
Bit 0:	DMA0EO: En	-	-		1						
	0: End-Of-Ope						1				
	1: End-Of-Ope	ration Instr	uction has b	een received.	I his bit mus	st be cleared	by software.				





## Figure 6.6. DMA0IPT: DMA0 Instruction Write Address Register




### Figure 6.7. DMA0IDT: DMA0 Instruction Write Data Register


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CCNV	DIFFSEL	ADC1EN	ADC0EN	-	-	-	-	XXXXXXXX
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bit 7:	CCNV: Contin	nuous Conv	ersion.					
	0: Disable Co	ntinuous Co	nversion.					
	1: Enable Cor	tinuous Cor	nversion. Rep	eat Counter	value is igno	red, and cor	versions w	ill continue.
Bit 6:	DIFFSEL: Wa	it for data i	n differential	mode.				
	0: Differential	Data will n	ot be collecte	ed.				
	1: Wait for dif	ferential da	ta, and store t	o XRAM.				
Bit 5:	ADC1EN: Wa	it for data f	rom ADC1.					
	0: ADC1 Data	u will not be	collected.					
	1: Wait for AI	DC1 data, ai	nd store to XI	RAM.				
Bit 4:	ADC0EN: Wa	it for data f	rom ADC0.					
	0: ADC0 Data	will not be	collected.					
	1: Wait for AI	DC0 data, ar	nd store to XF	RAM. If DIF	FSEL is also	'1', only the	e differentia	al data will b
	stored.							
Bits 3-0:	RESERVED.	Write to 000	00b.					
For more	details on DMA	instruction	words see S	ection "6 2	DMA0 Inst	ruction For	mat" on n	а <del>де</del> 72



## Figure 6.8. DMA0BND: DMA0 Instruction Boundary Register




### Figure 6.9. DMA0ISW: DMA0 Instruction Status Register









### Figure 6.10. DMA0DAH: DMA0 Data Address Beginning MSB Register




### Figure 6.11. DMA0DAL: DMA0 Data Address Beginning LSB Register



### Figure 6.12. DMA0DSH: DMA0 Data Address Pointer MSB Register




### Figure 6.13. DMA0DSL: DMA0 Data Address Pointer LSB Register







### Figure 6.14. DMA0CTH: DMA0 Repeat Counter Limit MSB Register




### Figure 6.15. DMA0CTL: DMA0 Repeat Counter Limit LSB Register



### Figure 6.16. DMA0CSH: DMA0 Repeat Counter MSB Register



### Figure 6.17. DMA0CSL: DMA0 Repeat Counter LSB Register







Notes



# 7. **10-BIT ADC (ADC2)**

The ADC2 subsystem for the C8051F060/1/2/3 consists of an analog multiplexer (referred to as AMUX2), and a 200 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 7.1). The AMUX2, data conversion modes, and window detector can all be configured from within software via the Special Function Registers shown in Figure 7.1. ADC2 operates in both Single-ended and Differential modes, and may be configured to measure any of the pins on Port 1, or the Temperature Sensor output. The ADC2 subsystem is enabled only when the AD2EN bit in the ADC2 Control register (ADC2CN) is set to logic 1. The ADC2 subsystem is in low power shutdown when this bit is logic 0.




Figure 7.1. ADC2 Functional Block Diagram

C8051F060/1/2/3



### 7.1. Analog Multiplexer

The analog multiplexer (AMUX2) selects the inputs to the ADC, allowing any of the pins on Port 1 to be measured in single-ended mode, or as a differential pair. Additionally, the on-chip temperature sensor may be selected as a single-ended input. The ADC2 input channels are configured and selected in the AMX2CF and AMX2SL registers as described in Figure 7.5 and Figure 7.6, respectively. In Single-ended Mode, the selected pin is measured with respect to AGND. In Differential Mode, the selected differential pair is measured with respect to one another. The polarity of the differential measurement depends on the setting of the AMX2AD3-0 bits in the AMX2SL register. For example, if pins AIN2.0 and AIN2.1 are configured for differential measurement (AIN01IC = 1), and AMX2AD3-0 = 0000b, the ADC will measure the voltage (AIN2.0 - AIN2.1). If AMX2AD3-0 is changed to 0001b, the ADC will measure the same voltage, with opposite polarity (AIN2.1 - AIN2.0).

The conversion code format differs between Single-ended and Differential modes. The registers ADC2H and ADC2L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD2LJST bit (ADC2CN.0). When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers. Inputs are measured from '0' to VREF \* 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC2H and ADC2L registers are set to '0'.

Input Voltage	Right-Justified ADC2H:ADC2L (AD2LJST = 0)	Left-Justified ADC2H:ADC2L (AD2LJST = 1)
VREF * 1023/1024	0x03FF	0xFFC0
VREF * 512/1024	0x0200	0x8000
VREF * 256/1024	0x0100	0x4000
0	0x0000	0x0000

When in Differential Mode, conversion codes are represented as 10-bit signed 2's complement numbers. Inputs are measured from -VREF to VREF \* 511/512. Example codes are shown below for both right-justified and left-justified data. For right-justified data, the unused MSBs of ADC2H are a sign-extension of the data word. For left-justified data, the unused LSBs in the ADC2L register are set to '0'.


Input Voltage	Right-Justified ADC2H:ADC2L (AD2LJST = 0)	Left-Justified ADC2H:ADC2L (AD2LJST = 1)
VREF * 511/512	0x01FF	0x7FC0
VREF * 256/512	0x0100	0x4000
0	0x0000	0x0000
-VREF * 256/512	0xFF00	0xC000
- VREF	0xFE00	0x8000

**Important Note About ADC2 Input Configuration:** Port 1 pins selected as ADC2 inputs should be configured as analog inputs. To configure a Port 1 pin for analog input, set to '1' the corresponding bit in register P1MDIN. Port 1 pins used as ADC2 inputs will be skipped by the crossbar for peripheral assignments. See Section "17. PORT INPUT/OUTPUT" on page 191 for more Port I/O configuration details.

The Temperature Sensor transfer function is shown in Figure 7.2 on Page 85. The output voltage ( $V_{TEMP}$ ) is a singleended input to ADC2 when the Temperature Sensor is selected by bits AMX2AD3-0 in register AMX2SL.







### 7.2. Modes of Operation

ADC2 has a maximum conversion speed of 200 ksps. The ADC2 conversion clock is a divided version of the system clock, determined by the AD2SC bits in the ADC2CF register (system clock divided by (AD2SC + 1) for  $0 \le AD2SC \le 31$ ). The ADC2 conversion clock should be no more than 3 MHz.

#### 7.2.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC2 Start of Conversion Mode bits (AD2CM1-0) in register ADC2CN. Conversions may be initiated by one of the following:

- 1. Writing a '1' to the AD2BUSY bit of register ADC2CN
- 2. A Timer 3 overflow (i.e. timed continuous conversions)
- 3. A rising edge on the CNVSTR2 input signal (Assigned by the crossbar)
- 4. A Timer 2 overflow

When CNVSTR2 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "17. PORT INPUT/OUTPUT" on page 191 for more details on Port I/O configuration).


Writing a '1' to AD2BUSY provides software control of ADC2 whereby conversions are performed "on-demand". During conversion, the AD2BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD2BUSY triggers an interrupt (when enabled) and sets the ADC2 interrupt flag (AD2INT). Note: When polling for ADC conversion completions, the ADC2 interrupt flag (AD2INT) should be used. Converted data is available in the ADC2 data registers, ADC2H and ADC2L, when bit AD2INT is logic 1. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, low byte overflows are used if the timer is in 8-bit mode; and high byte overflows are used if the timer is in 16-bit mode. See Section "23. TIMERS" on page 271 for timer configuration. C8051F060/1/2/3



#### 7.2.2. Tracking Modes


The AD2TM bit in register ADC2CN controls the ADC2 track-and-hold mode. In its default state, the ADC2 input is continuously tracked, except when a conversion is in progress. When the AD2TM bit is logic 1, ADC2 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR2 signal is used to initiate conversions in low-power track-ing mode, ADC2 tracks only when CNVSTR2 is low; conversion begins on the rising edge of CNVSTR2 (see Figure 7.3). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the settling time requirements described in Section "7.2.3. Settling Time Requirements" on page 87.

### Figure 7.3. 10-Bit ADC Track and Conversion Example Timing



# A. ADC2 Timing for External Trigger Source

# **B. ADC2 Timing for Internal Trigger Source**





#### 7.2.3. Settling Time Requirements

When the ADC2 input configuration is changed (i.e., a different AMUX2 selection is made, or an external multiplexer is switched), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX2 resistance, the ADC2 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 7.4 shows the equivalent ADC2 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC2 settling time for a given settling accuracy (SA) may be approximated by Equation 7.1. When measuring the Temperature Sensor output,  $R_{TOTAL}$  reduces to  $R_{MUX}$ . See Table 7.1 for ADC2 minimum settling time requirements.

#### **Equation 7.1. ADC2 Settling Time Requirements**


$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Where:

*SA* is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds  $R_{TOTAL}$  is the sum of the AMUX2 resistance and any external source resistance.


*n* is the ADC resolution in bits (10).

### Figure 7.4. ADC2 Equivalent Input Circuits



**Differential Mode** 

Single-Ended Mode







## Figure 7.5. AMX2CF: AMUX2 Configuration Register

- Bit7 Bits 7-4:	- Bit6	-								
	Bit6		-	AIN67IC	AIN45IC	AIN23IC	AIN01IC	0000000		
Dita 7 1.	Ditto	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
	UNUSED. Re	d = 0000 b	Writa – dar	't ooro						
					- D'4					
Bit 3:	AIN67IC: AIN	· ·	1	0						
	0: AIN2.6 and				ed inputs.					
	1: AIN2.6 and									
Bit 2:	AIN45IC: AIN2.4, AIN2.5 Input Pair Configuration Bit.									
	0: AIN2.4 and AIN2.5 are independent, single-ended inputs.									
	1: AIN2.4 and	AIN2.5 are	e a differentia	al input pair.	-					
Bit 1:	AIN23IC: AIN				n Bit.					
	0: AIN2.2 and	· ·	1	0						
	1: AIN2.2 and				eu inputs.					
Bit 0:	AIN01IC: AIN				n Dit					
511 U.			-	-						
	0: AIN2.0 and		-	-	ed inputs.					
	1: AIN2.0 and	AIN2.1 are	e a differentia	al input pair.						
NOTE:	The ADC2 Da	ta Word is	in the 2's cor	nnlement for	mat for chan	nels configu	red as differe	ential The		
OIL.	polarity of a d	u woru is	$\lim \operatorname{the} 2 \operatorname{secon}$	inplement for	mat for chan	neis conngu	icu as unicit			




## Figure 7.6. AMX2SL: AMUX2 Channel Select Register

SFR Page: 2 SFR Address: 0xB	В						
R/W	R/W R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-		- AN	MX2AD3	AMX2AI	D2 AMX2AD1	AMX2AI	00000000 00
Bit7	Bit6 Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
Bits 3-0: AMX	SED. Read = 0000b; 2AD3-0: AMX2 Ad 1111b: ADC input n	ldress Bits.		ed per cha	rt below.		
AMX2AD3-0	Single-Ended Measurement			2AD3-0	Differential Measurement		
0000	AIN2.0	A DI011C $= 0$	0	000	+(AIN2.0) -(A	.IN2.1)	AIN01IC = 1
0001	AIN2.1	AIN01IC = 0	0	001	+(AIN2.1) -(A	.IN2.0)	AIN011C = 1
0010	AIN2.2			010	+(AIN2.2) -(A	.IN2.3)	
0011	AIN2.3	AIN23IC = 0	0	011	+(AIN2.3) -(A	.IN2.2)	AIN23IC = 1
0100	AIN2.4		0	100	+(AIN2.4) -(A	.IN2.5)	
0101	AIN2.5	AIN45IC = 0		101	+(AIN2.5) -(A	.IN2.4)	AIN45IC = 1
0110	AIN2.6		0	110	+(AIN2.6) -(A	.IN2.7)	
0111	AIN2.7	AIN67IC = 0	0	111	+(AIN2.7) -(A	IN2.6)	AIN67IC = 1
1xxx	Temperature Sensor		1:	XXX	-		






### Figure 7.7. ADC2CF: ADC2 Configuration Register






### Figure 7.8. ADC2H: ADC2 Data Word MSB Register



### Figure 7.9. ADC2L: ADC2 Data Word LSB Register



C8051F060/1/2/3



## Figure 7.10. ADC2CN: ADC2 Control Register


SFR Addres		(bit addressa	-	_ /		_ /					
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
AD2EN		AD2INT	AD2BUSY	AD2CM1	AD2CM0	AD2WINT	AD2LJST	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Bit 7:	AD2EN: AD0										
	0: ADC2 Disa										
Disc	1: ADC2 Ena			ready for da	ta conversio	ons.					
Bit6:	AD2TM: AD			1. 1 1	. 1			• • • •			
	0: Normal Tra	ick Mode: w	nen ADC2 1	s enabled, tra	acking is cor	ntinuous unie	ss a convers	ion 18 in			
	progress. 1: Low-power	r Track Mod	e Tracking I	Defined by A	D2CM2 0 b	its (see below	w)				
Bit5:	AD2INT: AD		-	•			v).				
Dito.	0: ADC2 has		-	-	-	e AD2INT w	as cleared.				
	1: ADC2 has	-									
Bit 4:	AD2BUSY: A	-									
	Read:										
	0: ADC2 con	version is co	mplete or a c	onversion is	not currently	y in progress.	AD2INT is	set to			
	logic 1 on the	falling edge	of AD2BUS	SY.							
	1: ADC2 conversion is in progress.										
	Write:										
	0: No Effect.										
	1: Initiates Al										
Bits 3-2:	AD2CM1-0:		of Conversio	n Mode Sele	ct.						
	When AD2TN					CN/					
	00: ADC2 con					SY.					
		<ul><li>01: ADC2 conversion initiated on overflow of Timer 3.</li><li>10: ADC2 conversion initiated on rising edge of external CNVSTR2 pin.</li></ul>									
	10. ADC2 con 11: ADC2 con					STK2 pm.					
	When AD2T				.1 2.						
	00: Tracking		vrite of '1' to	AD2BUSY	and lasts 3	SAR clocks	followed by	conversion			
	01: Tracking						•				
	10: ADC2 tra						•				
	edge.	J		I a c	, ,		0				
	11: Tracking	initiated on c	overflow of T	imer 2 and 1	asts 3 SAR c	clocks, follow	ved by conve	ersion.			
Bit 1:	AD2WINT: A					,	2				
	0: ADC2 Win					ice this flag w	vas last clear	red.			
	1: ADC2 Win					-					
Bit 0:	AD2LJST: A		•								
	0: Data in AD	C2H:ADC2	L registers and	re right-justit	fied.						
	1: Data in AD										




### 7.3. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC2 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD2WINT in register ADC2CN) can also be used in polled mode. The ADC2 Greater-Than (ADC2GTH, ADC2GTL) and Less-Than (ADC2LTH, ADC2LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC2 Less-Than and ADC2 Greater-Than registers.

#### Figure 7.11. ADC2GTH: ADC2 Greater-Than Data High Byte Register



### Figure 7.12. ADC2GTL: ADC2 Greater-Than Data Low Byte Register











### Figure 7.13. ADC2LTH: ADC2 Less-Than Data High Byte Register



### Figure 7.14. ADC2LTL: ADC2 Less-Than Data Low Byte Register





### 7.3.1. Window Detector In Single-Ended Mode

Figure 7.15 shows two example window comparisons for right-justified, single-ended data, with ADC2LTH:ADC2LTL = 0x0080 (128d) and ADC2GTH:ADC2GTL = 0x0040 (64d). In single-ended mode, the input voltage can range from '0' to VREF \* (1023/1024) with respect to AGND, and is represented by a 10-bit unsigned integer value. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2H:ADC2L) is within the range defined by ADC2GTH:ADC2GTL and ADC2LTH:ADC2LTL (if 0x0040 < ADC2H:ADC2L < 0x0080). In the right example, and AD2WINT interrupt will be generated if the ADC2 conversion word is outside of the range defined by the ADC2GTT and ADC2LTT registers (if ADC2H:ADC2L < 0x0040 or ADC2H:ADC2L > 0x0080). Figure 7.16 shows an example using left-justified data with the same comparison values.





Figure 7.15. ADC Window Compare Example: Right-Justified Single-Ended Data

### Figure 7.16. ADC Window Compare Example: Left-Justified Single-Ended Data



C8051F060/1/2/3



#### 7.3.2. Window Detector In Differential Mode

Figure 7.17 shows two example window comparisons for right-justified, differential data, with ADC2LTH:ADC2LTL = 0x0040 (+64d) and ADC2GTH:ADC2GTH = 0xFFFF (-1d). In differential mode, the measurable voltage between the input pins is between -VREF and VREF\*(511/512). Output codes are represented as 10-bit 2's complement signed integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2H:ADC2L) is within the range defined by ADC2GTH:ADC2GTL and ADC2LTH:ADC2LTL (if 0xFFFF (-1d) < ADC2H:ADC2L < 0x0040 (64d)). In the right example, an AD2WINT interrupt will be generated if the ADC2 conversion word is outside of the range defined by the ADC2GT and ADC2LT registers (if ADC2H:ADC2L < 0xFFFF (-1d) or ADC2H:ADC2L > 0x0040 (+64d)). Figure 7.18 shows an example using left-justified data with the same comparison values.







Figure 7.18. ADC Window Compare Example: Left-Justified Differential Data





### **Table 7.1. ADC2 Electrical Characteristics**

VDD = 3.0 V, VREF = 2.40 V (REFSL=0), PGA Gain = 1, -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY	I			1	
Resolution				bits	
Integral Nonlinearity			±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic		±0.5	±1	LSB
Offset Error		-12	1	12	LSB
Full Scale Error	Differential mode	-15	-5	5	LSB
Offset Temperature Coefficient			3.6		ppm/°C
<b>DYNAMIC PERFORMANCE (10</b>	kHz sine-wave Differential input	, 1 dB belo	w Full S	Scale, 200	ksps)
Signal-to-Noise Plus Distortion		53	55.5		dB
Total Harmonic Distortion	Up to the 5 <sup>th</sup> harmonic		-67		dB
Spurious-Free Dynamic Range			78		dB
CONVERSION RATE	I			1 1	
SAR Conversion Clock				3	MHz
Conversion Time in SAR Clocks		10			clocks
Track/Hold Acquisition Time		300			ns
Throughput Rate				200	ksps
ANALOG INPUTS					
ADC Input Voltage Range	Single Ended (AIN+ - AGND)	0		VREF	V
	Differential (AIN+ - AIN-)	-VREF		VREF	V
Absolute Pin Voltage with respect to AGND	Single Ended or Differential	0		AV+	V
Input Capacitance			5		pF
POWER SPECIFICATIONS	1			ı I	
Power Supply Current (VDD sup- plied to ADC2)	Operating Mode, 200 ksps		400	900	μΑ
Power Supply Rejection			±0.3		mV/V







Notes



# 8. DACS, 12-BIT VOLTAGE MODE (DAC0 AND DAC1)

Each C8051F06x device includes two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1  $\mu$ A or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F060/2 devices) or the VREF2 pin (C8051F061/3 devices). See Section "9. VOLTAGE REFERENCE 2 (C8051F060/2)" on page 107 or Section "10. VOLTAGE REFERENCE 2 (C8051F061/3)" on page 109 for more information on configuring the voltage reference for the DACs. Note that the BIASE bit described in the voltage reference sections must be set to '1' to use the DACs.





C8051F060/1/2/3



### 8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.

#### 8.1.1. Update Output On-Demand

In its default mode (DAC0CN.[4:3] = '00') the DAC0 output is updated "on-demand" on a write to the high-byte of the DAC0 data register (DAC0H). It is important to note that writes to DAC0L are held, and have no effect on the DAC0 output until a write to DAC0H takes place. If writing a full 12-bit word to the DAC data registers, the 12-bit data word is written to the low byte (DAC0L) and high byte (DAC0H) data registers. Data is latched into DAC0 after a write to the corresponding DAC0H register, **so the write sequence should be DAC0L followed by DAC0H** if the full 12-bit resolution is required. The DAC can be used in 8-bit mode by initializing DAC0L to the desired value (typ-ically 0x00), and writing data to only DAC0H (also see **Section 8.2** for information on formatting the 12-bit DAC data word within the 16-bit SFR space).

#### 8.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the DAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the DAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the DAC output. When the DAC0MD bits (DAC0CN.[4:3]) are set to '01', '10', or '11', writes to both DAC data registers (DAC0L and DAC0H) are held until an associated Timer overflow event (Timer 3, Timer 4, or Timer 2, respectively) occurs, at which time the DAC0H:DAC0L contents are copied to the DAC input latches allowing the DAC output to change to the new value.


### 8.2. DAC Output Scaling/Justification

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DAC0H and DAC0L. The three DAC0DF bits (DAC0CN.[2:0]) allow the user to specify one of five data word orientations as shown in the DAC0CN register definition.


DAC1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 8.1.



## Figure 8.2. DAC0H: DAC0 High Byte Register



### Figure 8.3. DAC0L: DAC0 Low Byte Register



C8051F060/1/2/3




## Figure 8.4. DAC0CN: DAC0 Control Register


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
DAC0E1	N -	-	DAC0MD1	DAC0MD0	DAC0DF2	DAC0DF1	DAC0DF0	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Address: SFR Page:			
Bit7:		I: DAC0 Enab								
			C0 Output pin				utdown mod	e.		
			C0 Output pin i		C0 is operati	onal.				
Bits6-5:		· · · · · · · · · · · · · · · · · · ·	Write = don't	care.						
Bits4-3:		D1-0: DAC0 N			T					
		1 1	s occur on a wi							
			s occur on Tim							
			s occur on Tim s occur on Tim							
Bits2-0:			ata Format Bits		•					
51152-0.	DACUDI	2-0. DAC0 D	ata Pormat Dit							
	000:	The most signi	ificant nibble o	f the DAC0 I	Data Word is	in DAC0HI	3.01 while the	ne least		
		-	e is in DAC0L			III D'I COIIL	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ie ieust		
		DAC0H			DAC0L					
		MSB						LSB		
			1 1		1					
		0	ificant 5-bits of its are in DAC		Data Word is	in DAC0H[4	4:0], while th	e least		
		DAC0H				DAC0	L			
		MSB						LSB		
				÷			· ·			
		-	ificant 6-bits of		Data Word is	in DAC0H[:	5:0], while th	e least		
	:		its are in DAC	0L[7:2].						
		DAC0H			DAC0L					
	MSB						LSB			
		-	ificant 7-bits of		Data Word 1s	in DAC0H[6	5:0], while th	e least		
	1	<u> </u>	its are in DAC	0L[7:3].		D L CA	-			
					DAC0L					
		DAC0H	· · · · · · · · · · · · · · · · · · ·							
М	ISB	DACOH					SB			
М	I		George 9 hits of		Note Ward in	L	SB	- 1t		
М	1xx: '	The most sign	ificant 8-bits of		Data Word is	L	SB	e least		
M	1xx: '	The most significant 4-b	ificant 8-bits of its are in DAC		Data Word is	in DAC0H['	SB	e least		
MSB	1xx: '	The most sign			Data Word is	L	SB	e least		



## Figure 8.5. DAC1H: DAC1 High Byte Register



## Figure 8.6. DAC1L: DAC1 Low Byte Register



C8051F060/1/2/3



## Figure 8.7. DAC1CN: DAC1 Control Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
DAC1EN	- 1	-	DAC1MD1	DAC1MD0	DAC1DF2	DAC1DF1	DAC1DF0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Address: SFR Page:			
Bit7:	DAC1EN: D	AC1 Enable	e Bit.							
			1 Output pin				utdown mod	e.		
			l Output pin i	· · ·	C1 is operati	onal.				
Bits6-5: Bits4-3:	DAC1MD1-	· · · · ·	Write = don't $d_{0}$ Pite:	care.						
DII84-3.	-		occur on a wi	rite to DAC11	ч					
			occur on Tim							
			occur on Tim							
	11: DAC out	put updates	occur on Tim	er 2 overflow	<i>.</i>					
Bits2-0:	DAC1DF2: I	DAC1 Data	Format Bits:							
			icant nibble o		Data Word is	in DAC1H[	3:0], while the	ne least		
	U	DAC1H	is in DAC1L		DAC1L					
		MSB				DACI		LSB		
		WISD						LSD		
	001: The	most signif	icant 5-bits of	f the DAC1 D	ata Word is	in DAC1H[4	4:01. while th	e least		
		-	s are in DAC				],			
	ž.	DAC1H				DAC1	Ĺ			
	М	SB						LSB		
				f the DAC1 E	ata Word is	in DAC1HI!	5:0], while th	e least		
		-			ata mora is	[	32			
	sign	ificant 6-bit	s are in DAC			_				
	sign	-				DAC1				
	sign	ificant 6-bit				_				
	sign MSB	ificant 6-bit DAC1H	s are in DAC	1L[7:2].		DAC1	L LSB			
	sign MSB 011: The	ificant 6-bit DAC1H most signifi	s are in DAC	1L[7:2].		DAC1	L LSB			
	MSB 011: The sign	ificant 6-bit DAC1H most signifi ificant 5-bit	s are in DAC	1L[7:2].		DAC1)	L LSB 5:0], while th			
MS	Sign MSB 011: The sign	ificant 6-bit DAC1H most signifi	s are in DAC	1L[7:2].		DAC1)	L LSB 5:0], while th			
MS	Sign MSB 011: The sign	ificant 6-bit DAC1H most signifi ificant 5-bit	s are in DAC	1L[7:2].		DAC1)	L LSB 5:0], while th			
MS	sign MSB 011: The sign SB	ificant 6-bit DAC1H most signifi ificant 5-bit DAC1H	s are in DAC	1L[7:2].	Data Word is	DAC1) in DAC1H[6 DAC1]	L LSB 5:0], while th L SB	e least		
MS	sign MSB 011: The sign 5B 1xx: The	ificant 6-bit DAC1H most signifi ificant 5-bit DAC1H most signifi	s are in DAC	1L[7:2].	Data Word is	DAC1) in DAC1H[6 DAC1]	L LSB 5:0], while th L SB	e least		
MS	sign MSB 011: The sign SB 1xx: The sign	ificant 6-bit DAC1H most signifi ificant 5-bit DAC1H most signifi	s are in DAC	1L[7:2].	Data Word is	DAC1) in DAC1H[6 DAC1]	L LSB 5:0], while th L SB 7:0], while th	e least		



### **Table 8.1. DAC Electrical Characteristics**

VDD = 3.0 V, AV+ = 3.0 V, VREF = 2.40 V (REFBE = 0), No Output Load unless otherwise	e specified
--	-------------

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE				11	
Resolution		12		bits	
Integral Nonlinearity			±1.5		LSB
Differential Nonlinearity				±1	LSB
Output Noise	No Output Filter 100 kHz Output Filter 10 kHz Output Filter		250 128 41		μVrms
Offset Error	Data Word = $0x014$		±3	±30	mV
Offset Tempco			6		ppm/°C
Gain Error			±20	±60	mV
Gain-Error Tempco			10		ppm/°C
VDD Power Supply Rejection Ratio			-60		dB
Output Impedance in Shutdown Mode	DACnEN = 0		100		kΩ
Output Sink Current			300		μA
Output Short-Circuit Current	Data Word = $0xFFF$		15		mA
DYNAMIC PERFORMANCE				1 1	
Voltage Output Slew Rate	Load = 40pF		0.44		V/µs
Output Settling Time to 1/2 LSB	Load = 40pF, Output swing from code 0xFFF to 0x014		10		μs
Output Voltage Swing		0		VREF- 1LSB	V
Startup Time			10		μs
ANALOG OUTPUTS					
Load Regulation	$I_L = 0.01$ mA to 0.3mA at code 0xFFF		60		ppm
POWER CONSUMPTION (eac	h DAC)	I	1	1 1	
Power Supply Current (AV+ supplied to DAC)	Data Word = $0x7FF$		300	500	μΑ
		1	I	1	





Notes




# 9. VOLTAGE REFERENCE 2 (C8051F060/2)

The voltage reference circuitry offers full flexibility in operating the ADC2 and DAC modules. Two voltage reference input pins allow ADC2 and the two DACs to reference an external voltage reference or the on-chip voltage reference output. ADC2 may also reference the analog power supply voltage, via the VREF multiplexer shown in Figure 9.1.

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins shown in Figure 9.1. The maximum load seen by the VREF pin must be less than 200  $\mu$ A to AGND. Bypass capacitors of 0.1  $\mu$ F and 4.7  $\mu$ F are recommended from the VREF pin to AGND, as shown in Figure 9.1.

The Reference Control Register 2, REF2CN (defined in Figure 9.2) enables/disables the internal reference generator and selects the reference input for ADC2. The BIASE bit in REF2CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1  $\mu$ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if ADC2 or either DAC is used, regardless of the voltage reference used. If neither ADC2 nor the DACs are being used, both of these bits can be set to logic 0 to conserve power. Bit AD2VRS selects between VREF2 and AV+ for the ADC2 voltage reference source. The electrical specifications for the Voltage Reference are given in Table 9.1.





C8051F060/1/2/3



The temperature sensor connects to the highest order input of the ADC2 input multiplexer (see Section "7. 10-Bit ADC (ADC2)" on page 83). The TEMPE bit within REF2CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state, and any A/D measurements performed on the sensor while disabled result in meaningless data.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	-	-	AD2VRS	TEMPE	BIASE	REFBE	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Address: 0xD1				
							SFR Page: 2				
D:4-7 4.	UNILICED D.	-1 - 0000	W	24							
Bits7-4:	UNUSED. Read = 0000b; Write = don't care.										
Bit3:	AD2VRS: ADC2 Voltage Reference Select. 0: ADC2 voltage reference from VREF2 pin.										
	1: ADC2 volt	age reference	e from AV+.								
Bit2:	TEMPE: Temperature Sensor Enable Bit. 0: Internal Temperature Sensor Off.										
	1: Internal Te	mperature Se	ensor On.								
Bit1:	BIASE: ADC/DAC Bias Generator Enable Bit. (Must be '1' if using ADC2 or DACs).										
	0: Internal Bi	as Generator	Off.			C	,				
	1: Internal Bi	as Generator	On.								
Bit0:	<b>REFBE:</b> Inter	mal Reference	e Buffer En	able Bit.							
	0: Internal Re	ference Buff	er Off.								
	1: Internal Re	C D ()		1 1/	c · 1	·	mppp '				

# Figure 9.2. REF2CN: Reference Control Register 2

### **Table 9.1. Voltage Reference Electrical Characteristics**

 $VDD = 3.0 \text{ V}, \text{ AV} + = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}$ 

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INTERNAL REFERENCE (RE	FBE = 1)			1 1	
Output Voltage	25°C ambient	2.36	2.43	2.48	V
VREF Short-Circuit Current				30	mA
VREF Temperature Coefficient			15		ppm/°C
Load Regulation	Load = 0 to 200 $\mu$ A to AGND		0.5		ppm/µA
VREF Turn-on Time 1	4.7µF tantalum, 0.1µF ceramic bypass		2		ms
VREF Turn-on Time 2	0.1µF ceramic bypass		20		μs
VREF Turn-on Time 3	no bypass cap		10		μs
EXTERNAL REFERENCE (R	$\mathbf{EFBE} = 0$				
Input Voltage Range		1.00		(AV+) - 0.3	V
Input Current			0	1	μA




## 10. VOLTAGE REFERENCE 2 (C8051F061/3)

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREF2 input pin shown in Figure 10.1. The maximum load seen by the VREF pin must be less than 200  $\mu$ A to AGND. Bypass capacitors of 0.1  $\mu$ F and 4.7  $\mu$ F are recommended from the VREF pin to AGND, as shown in Figure 10.1.

The VREF2 pin provides a voltage reference input for ADC2 and the DACs. ADC2 may also reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register 2, REF2CN (defined in Figure 10.2) enables/disables the internal reference generator and selects the reference input for ADC2. The BIASE bit in REF2CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1  $\mu$ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if ADC2 or either DAC is used, regardless of the voltage reference used. If neither ADC2 nor the DACs are being used, both of these bits can be set to logic 0 to conserve power. Bit AD2VRS selects between VREF2 and AV+ for the ADC2 voltage reference source. The electrical specifications for the Voltage Reference are given in Table 10.1.





C8051F060/1/2/3



The temperature sensor connects to the highest order input of the ADC2 input multiplexer (see Section "7. 10-Bit ADC (ADC2)" on page 83). The TEMPE bit within REF2CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state, and any A/D measurements performed on the sensor while disabled result in meaningless data.

Figure 10.2. REF2CN: Reference C	Control Register 2
----------------------------------	--------------------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	AD2VRS	TEMPE	BIASE	REFBE	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits7-4:	UNUSED. Re	ead = 0000b;	Write = dor	n't care.				
Bit3:	AD2VRS: AI	DC2 Voltage	Reference S	Select.				
	0: ADC2 volt	-						
	1: ADC2 volt	-		-				
Bit2:	TEMPE: Tem	U						
	0: Internal Te	-						
	1: Internal Te	1						
Bit1:	BIASE: ADC	•		nable Bit. (M	ust be '1' if u	using ADC2	or DACs).	
	0: Internal Bi			×		U	,	
	1: Internal Bi	as Generator	On.					
Bit0:	<b>REFBE:</b> Inter	nal Referenc	e Buffer En	able Bit.				
	0: Internal Re	ference Buff	er Off.					
			-					

### Table 10.1. Voltage Reference Electrical Characteristics

 $VDD = 3.0 \text{ V}, \text{ AV} + = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}$ 

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS	
INTERNAL REFERENCE (REFBE = 1)						
Output Voltage	25°C ambient	2.36	2.43	2.48	V	
VREF Short-Circuit Current				30	mA	
VREF Temperature Coefficient			15		ppm/°C	
Load Regulation	Load = 0 to 200 $\mu$ A to AGND		0.5		ppm/µA	
VREF Turn-on Time 1	4.7µF tantalum, 0.1µF ceramic bypass		2		ms	
VREF Turn-on Time 2	0.1µF ceramic bypass		20		μs	
VREF Turn-on Time 3	no bypass cap		10		μs	
EXTERNAL REFERENCE (RE	$\mathbf{FBE} = 0$	•	•			
Input Voltage Range		1.00		(AV+) - 0.3	V	
Input Current			0	1	μA	



## **11. COMPARATORS**

C8051F06x family of devices include three on-chip programmable voltage comparators, shown in Figure 11.1. Each comparator offers programmable response time and hysteresis. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull, and Comparator inputs should be configured as analog inputs (see Section "17.1.5. Configuring Port 1 and 2 pins as Analog Inputs" on page 195). The Comparator may also be used as a reset source (see Section "13.5. Comparator0 Reset" on page 157).

The output of a Comparator can be polled by software, used as an interrupt source, used as a reset source, and/or routed to a Port pin. Each comparator can be individually enabled and disabled (shutdown). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 1  $\mu$ A. See Section "17.1.1. Crossbar Pin Assignment and Allocation" on page 193 for details on configuring the Comparator output via the digital Crossbar. The Comparator inputs can be externally driven from -0.25 V to (VDD) + 0.25 V without damage or upset. The complete electrical specifications for the Comparator are given in Table 11.1.




Figure 11.1. Comparator Functional Block Diagram





The Comparator response time may be configured in software using the CPnMD1-0 bits in register CPTnMD (see Figure 11.4). Selecting a longer response time reduces the amount of power consumed by the comparator. See Table 11.1 for complete timing and current consumption specifications.




Figure 11.2. Comparator Hysteresis Plot

The hysteresis of the Comparator is software-programmable via its Comparator Control register (CPTnCN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negativegoing symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in Figure 11.3). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Figure 11.2, the negative hysteresis can be programmed to three different settings, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.



Comparator interrupts can be generated on either rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "12.3. Interrupt Handler" on page 143). The rising and/or falling -edge interrupts are enabled using the comparator's Rising/Falling Edge Interrupt Enable Bits (CPnRIE and CPnFIE) in their respective Comparator Mode Selection Register (CPTnMD), shown in Figure 11.4. These bits allow the user to control which edge (or both) will cause a comparator interrupt. However, the comparator interrupt must also be enabled in the Extended Interrupt Enable Register (EIE1). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CPnRIF flag is set to logic 1 upon the Comparator rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of a Comparator can be obtained at any time by reading the CPnOUT bit. A Comparator is enabled by setting its respective CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.Upon enabling a comparator, the output of the comparator is not immediately valid. Before using a comparator as an interrupt or reset source, software should wait for a minimum of the specified "Power-up time" as specified in Table 11.1, "Comparator Electrical Characteristics," on page 116.

#### **11.1. Comparator Inputs**

The Port pins selected as comparator inputs should be configured as analog inputs in the Port 2 Input Configuration Register (for details on Port configuration, see Section "17.1.3. Configuring Port Pins as Digital Inputs" on page 195). The inputs for Comparator are on Port 2 as follows:

COMPARATOR INPUT	PORT PIN
CP0 +	P2.6
CP0 -	P2.7
CP1 +	P2.2
CP1 -	P2.3
CP2 +	P2.4
СР2 -	P2.5

C8051F060/1/2/3



## Figure 11.3. CPTnCN: Comparator 0, 1, and 2 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CPnEN	CPnOUT	CPnRIF	CPnFIF	CPnHYP1	CPnHYP0	CPnHYN1	CPnHYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
SFR Addre	ss: CPT0CN: 0x88	; CPT1CN: 0x8	8; CPT2CN: 0	x88				
SFR Pag	es: CPT0CN: page	1; CPT1CN: pa	ge 2; CPT2CN	N: page 3				
Bit7:	CPnEN: Com		ole Bit. (Ple	ase see note	pelow.)			
	0: Comparato							
DIA	1: Comparato							
Bit6:	CPnOUT: Con			lag.				
	0: Voltage on							
	1: Voltage on							
Bit5:	CPnRIF: Con					~ .		
	0: No Compar							
	1: Comparato				Must be clea	ared by softw	vare.	
Bit4:	CPnFIF: Com	1	0 0	1 0				
	0: No Compar	0	0	1		0		
	1: Comparato					eared by soft	ware.	
Bits3-2:	CPnHYP1-0:			ysteresis Cont	rol Bits.			
	00: Positive H							
	01: Positive H	•						
	10: Positive H	•						
	11: Positive H	•						
Bits1-0:	CPnHYN1-0:			Iysteresis Co	ntrol Bits.			
	00: Negative							
	01: Negative	•						
	10: Negative							
	11: Negative l	Hysteresis =	20 mV.					
NOTE:	Upon enabling	g a comparat	or, the outp	out of the com	parator is no	t immediatel	y valid. Befo	re using a
	comparator as							
	"Power-up tin	ne" as specif	ied in Table	e 11.1, "Comp	arator Electi	rical Charact	eristics," on p	page 116.



## Figure 11.4. CPTnMD: Comparator Mode Selection Register

R/W	R/W	R/W	R/W	R	R	R/W	R/W	Reset Value
-	-	CPnRIE	CPnFIE	-	-	CPnMD1	CPnMD0	00000010
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
SFR Address: CPT0MD: 0x89; CPT1MD: 0x89; CPT2MD: 0x89								
SFR Pag	ge: CPT0MD: pag	ge 1; CPT1MD:	page 2; CPT2M	D: page 3				
Bits7-6: UNUSED. Read = 00b, Write = don't care.								
Bit 5:	CPnRIE: Co	-		-	e Bit.			
	0: Comparate	00	-					
	1: Comparate	or rising-edge	e interrupt en	abled.				
Bit 4:	CPnFIE: Con	nparator Fall	ing-Edge Int	errupt Enabl	e Bit.			
	0: Comparate	or falling-edg	ge interrupt d	isabled.				
	1: Comparate	or falling-edg	ge interrupt e	nabled.				
Bits3-2:	UNUSED. R							
Bits1-0:	CPnMD1-CI							
	These bits se				ator.			
				I I I				
	Mode	CPnMD1	CPnMD0	l	Notes			
	0	0	0	Fastest R	esponse Tim	e		
	1	0	1		-			
	2	1	0		-			
	3	3 1 1 Lowest Power Consumption						

C8051F060/1/2/3



### **Table 11.1. Comparator Electrical Characteristics**

 $VDD = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified.}$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Response Time,	CPn+ - CPn- = 100  mV		100		μs
Mode 0	CPn+ - CPn- = 10  mV		250		μs
Response Time,	CPn+ - CPn- = 100  mV		175		μs
Mode 1	CPn+ - CPn- = 10  mV		500		μs
Response Time,	CPn+ - CPn- = 100  mV		320		μs
Mode 2	CPn+ - CPn- = 10  mV		1100		μs
Response Time,	CPn+ - CPn- = 100  mV		1050		μs
Mode 3	CPn+ - CPn- = 10  mV		5200		μs
Common-Mode Rejection Ratio			1.5	4	mV/V
Positive Hysteresis 1	CPnHYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CPnHYP1-0 = 01	3	5	7	mV
Positive Hysteresis 3	CPnHYP1-0 = 10	7	10	15	mV
Positive Hysteresis 4	CPnHYP1-0 = 11	15	20	25	mV
Negative Hysteresis 1	CPnHYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CPnHYN1-0 = 01	3	5	7	mV
Negative Hysteresis 3	CPnHYN1-0 = 10	7	10	15	mV
Negative Hysteresis 4	CPnHYN1-0 = 11	15	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		VDD+ 0.25	V
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5		+5	mV
POWER SUPPLY					
Power Supply Rejection			0.1	1	mV/V
Power-up Time			10		μs
	Mode 0		7.6		μΑ
Sumply Cumont at DC	Mode 1		3.2		μA
Supply Current at DC	Mode 2		1.3		μA
	Mode 3		0.4		μA



## 12. CIP-51 MICROCONTROLLER

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are five 16-bit counter/timers (see description in Section 23), two full-duplex UARTs (see description in Section 21 and Section 22), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 12.2.6), and 59/24 General-Purpose I/O Pins (see description in Section 17). The CIP-51 also includes on-chip debug hardware (see description in Section 25), and interfaces directly with the MCU's analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 12.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- 59/24 General-Purpose I/O Pins

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security




Figure 12.1. CIP-51 Block Diagram

C8051F060/1/2/3



#### Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

#### **Programming and Debugging Support**

A JTAG-based serial interface is provided for in-system programming of the FLASH program memory and communication with on-chip debug support logic. The re-programmable FLASH can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watch points, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debug is completely non-intrusive and non-invasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Cygnal Integrated Products and third party vendors. Cygnal provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via its JTAG interface to provide fast and efficient insystem device programming and debugging. Third party macro assemblers and C compilers are also available.

#### 12.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51<sup>TM</sup> instruction set; standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51<sup>TM</sup> counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### 12.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 12.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

#### 12.1.2. MOVX Instruction and Program Memory

In the CIP-51, the MOVX instruction serves three purposes: accessing on-chip XRAM, accessing off-chip XRAM, and accessing on-chip program FLASH memory. The FLASH access feature provides a mechanism for user software to update program code and use the program memory space for non-volatile data storage (see Section "15. FLASH



**MEMORY" on page 167**). The External Memory Interface provides a fast access to off-chip XRAM (or memorymapped peripherals) via the MOVX instruction. Refer to **Section "16. EXTERNAL DATA MEMORY INTER-FACE AND ON-CHIP XRAM" on page 175** for details.

Mnemonic	Description	Bytes	Clock Cycles
	ARITHMETIC OPERATIONS		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	LOGICAL OPERATIONS	<b>I</b>	1
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2

### Table 12.1. CIP-51 Instruction Set Summary





Mnemonic	Description	Bytes	Clock Cycles
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	DATA TRANSFER		
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2
	BOOLEAN MANIPULATION	1	2
CLR C	Clear Carry	1	1
CLR C	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
	Complement Carry	1	1



# C8051F060/1/2/3

Table 12.1. CIP	-51 Instruction	Set Summary
-----------------	-----------------	-------------

Mnemonic	Description	Bytes	Clock Cycles
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
	PROGRAM BRANCHING		•
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1





#### Notes on Registers, Operands and Addressing Modes:

**Rn** - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

**rel** - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

**direct** - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

**addr11** - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.


**addr16** - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted  $\bigcirc$  Intel Corporation 1980.



### **12.2.** Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 64k bytes of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 12.2.



#### 12.2.1. Program Memory

The CIP-51 has a 64k byte program memory space. The MCU implements 65536 bytes of this program memory space as in-system re-programmed FLASH memory, organized in a contiguous block from addresses 0x0000 to 0xFFFF. Note: 1024 bytes (0xFC00 to 0xFFFF) of this memory are reserved, and are not available for user program storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "15. FLASH MEMORY" on page 167** for further details.

#### 12.2.2. Data Memory

The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or

C8051F060/1/2/3



indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFR's. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 12.2 illustrates the data memory organization of the CIP-51.

#### 12.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 12.16). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

#### 12.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51<sup>™</sup> assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

#### 12.2.5. Stack

A programmer's stack can be located anywhere in the 256 byte data memory. The stack area is designated using the Stack Pointer (SP, address 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07; therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record which is accessed by the debug logic. The stack record is a 32-bit shift register, where each PUSH or increment SP pushes one record bit onto the register, and each CALL pushes two record bits onto the register. (A POP or decrement SP pops one record bit, and a RET pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the debug software even with the MCU running at speed.



#### 12.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFR's). The SFR's provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFR's found in a typical 8051 implementation as well as implementing additional SFR's used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51<sup>TM</sup> instruction set. Table 12.2 lists the SFR's implemented in the CIP-51 System Controller.

The SFR registers are accessed whenever the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFR's with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFR's are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 12.3, for a detailed description of each register.

#### 12.2.6.1. SFR Paging

The CIP-51 features *SFR paging*, allowing the device to map many SFR's into the 0x80 to 0xFF memory address space. The SFR memory space has 256 *pages*. In this way, each memory location from 0x80 to 0xFF can access up to 256 SFR's. The C8051F06x family of devices utilizes five SFR pages: 0, 1, 2, 3, and F. SFR pages are selected using the Special Function Register Page Selection register, SFRPAGE (see Figure 12.10). The procedure for reading and writing an SFR is as follows:


- 1. Select the appropriate SFR page number using the SFRPAGE register.
- 2. Use direct accessing mode to read or write the special function register (MOV instruction).

#### 12.2.6.2. Interrupts and SFR Paging

When an interrupt occurs, the SFR Page Register will automatically switch to the SFR page containing the flag bit that caused the interrupt. The automatic SFR Page switch function conveniently removes the burden of switching SFR pages from the interrupt service routine. Upon execution of the RETI instruction, the SFR page is automatically restored to the SFR Page in use prior to the interrupt. This is accomplished via a three-byte *SFR Page Stack*. The top byte of the stack is SFRPAGE, the current SFR Page. The second byte of the SFR Page Stack is SFRNEXT. The third, or bottom byte of the SFR Page Stack is SFRLAST. On interrupt, the current SFRPAGE value is pushed to the SFRN-EXT byte, and the value of SFRNEXT is pushed to SFRLAST. Hardware then loads SFRPAGE with the SFR Page containing the flag bit associated with the interrupt. On a return from interrupt, the SFR Page Stack is popped resulting in the value of SFRNEXT returning to the SFRPAGE register, thereby restoring the SFR page context without software intervention. The value in SFRLAST (0x00 if there is no SFR Page value in the bottom of the stack) of the stack is placed in SFRNEXT register. If desired, the values stored in SFRNEXT and SFRLAST may be modified during an interrupt, enabling the CPU to return to a different SFR Page upon execution of the RETI instruction (on interrupt exit). Modifying registers in the SFR Page Stack does not cause a push or pop of the stack. Only interrupt calls and returns will cause push/pop operations on the SFR Page Stack.







### Figure 12.3. SFR Page Stack

Automatic hardware switching of the SFR Page on interrupts may be enabled or disabled as desired using the SFR Automatic Page Control Enable Bit located in the SFR Page Control Register (SFRPGCN). This function defaults to 'enabled' upon reset. In this way, the autoswitching function will be enabled unless disabled in software.

A summary of the SFR locations (address and SFR page) is provided in Table 12.2. in the form of an SFR memory map. Each memory location in the map has an SFR page row, denoting the page in which that SFR resides. Note that certain SFR's are accessible from ALL SFR pages, and are denoted by the "(ALL PAGES)" designation. For example, the Port I/O registers P0, P1, P2, and P3 all have the "(ALL PAGES)" designation, indicating these SFR's are accessible from all SFR pages regardless of the SFRPAGE register value.




#### 12.2.6.3. SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts.

In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR "P5", located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 10-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to *high* priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to *low* priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE = 0x0F). See Figure 12.4 below.


Figure 12.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5







While CIP-51 executes in-line code (writing values to Port 5 in this example), ADC2 Window Comparator Interrupt occurs. The CIP-51 vectors to the ADC2 Window Comparator ISR and pushes the current SFR Page value (SFR Page 0x0F) into SFRNEXT in the SFR Page Stack. The SFR page needed to access ADC2's SFR's is then automatically placed in the SFRPAGE register (SFR Page 0x02). SFRPAGE is considered the "top" of the SFR Page Stack. Software can now access the ADC2 SFR's. Software may switch to any SFR Page by writing a new value to the SFRPAGE register at any time during the ADC2 ISR to access SFR's that are not on SFR Page 0x02. See Figure 12.5 below.




#### Figure 12.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs



While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a *high* priority interrupt, while the ADC2 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFR-LAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 12.6 below.

### Figure 12.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR







On exit from the PCA interrupt service routine, the CIP-51 will return to the ADC2 Window Comparator ISR. On execution of the RETI instruction, SFR Page 0x00 used to access the PCA registers will be automatically popped off of the SFR Page Stack, and the contents of the SFRNEXT register will be moved to the SFRPAGE register. Software in the ADC2 ISR can continue to access SFR's as it did prior to the PCA interrupt. Likewise, the contents of SFR-LAST are moved to the SFRNEXT register. Recall this was the SFR Page value 0x0F being used to access Port 5 before the ADC2 interrupt occurred. See Figure 12.7 below.





Figure 12.7. SFR Page Stack Upon Return From PCA Interrupt



On the execution of the RETI instruction in the ADC2 Window Comparator ISR, the value in SFRPAGE register is overwritten with the contents of SFRNEXT. The CIP-51 may now access the Port 5 SFR bits as it did prior to the interrupts occurring. See Figure 12.8 below.



#### Figure 12.8. SFR Page Stack Upon Return From ADC2 Window Interrupt


Note that in the above example, all three bytes in the SFR Page Stack are accessible via the SFRPAGE, SFRNEXT, and SFRLAST special function registers. If the stack is altered while servicing an interrupt, it is possible to return to a different SFR Page upon interrupt exit than selected prior to the interrupt call. Direct access to the SFR Page stack can be useful to enable real-time operating systems to control and manage context switching between multiple tasks.

Push operations on the SFR Page Stack only occur on interrupt service, and pop operations only occur on interrupt exit (execution on the RETI instruction). The automatic switching of the SFRPAGE and operation of the SFR Page Stack as described above can be disabled in software by clearing the SFR Automatic Page Enable Bit (SFRPGEN) in the SFR Page Control Register (SFRPGCN). See Figure 12.9.


C8051F060/1/2/3



### Figure 12.9. SFRPGCN: SFR Page Control Register




#### Figure 12.10. SFRPAGE: SFR Page Register







### Figure 12.11. SFRNEXT: SFR Next Register



### Figure 12.12. SFRLAST: SFR Last Register








Table 12.2. Special Function Register (SFR) Memory Ma	
I ADICI 2.2. SUCCIAL FUNCTION NEWSTER (SPIN) MICHIULV MA	)

A D D R E S S	SFR P A G E	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
F8	0 1 2 3 F	SPIOCN CAN0CN DMA0CF P7	PCA0L DMA0CTL	PCA0H DMA0CTH	PCA0CPL0 DMA0CSL	PCA0CPH0 DMA0CSH	PCA0CPL1 DMA0BND	PCA0CPH1 DMA0ISW	WDTCN (ALL PAGES)
F0	0 1 2 3 F	B (ALL PAGES)						EIP1 (ALL PAGES)	EIP2 (ALL PAGES)
E8	0 1 2 3 F	ADC0CN ADC1CN ADC2CN P6	PCA0CPL2	PCA0CPH2	PCA0CPL3	РСА0СРН3	PCA0CPL4	PCA0CPH4	RSTSRC
E0	0 1 2 3 F	ACC (ALL PAGES)	PCA0CPL5 XBR0	PCA0CPH5 XBR1	XBR2	XBR3		EIE1 (ALL PAGES)	EIE2 (ALL PAGES)
D8	0 1 2 3 F	PCA0CN CAN0DATL DMA0CN P5	PCA0MD CAN0DATH DMA0DAL	PCA0CPM0 CAN0ADR DMA0DAH	PCA0CPM1 CAN0TST DMA0DSL	PCA0CPM2 DMA0DSH	PCA0CPM3 DMA0IPT	PCA0CPM4 DMA0IDT	PCA0CPM5
D0	0 1 2 3 F	PSW (ALL PAGES)	REF0CN REF1CN REF2CN	DAC0L DAC1L	DAC0H DAC1H	DAC0CN DAC1CN			
C8	0 1 2 3 F	TMR2CN TMR3CN TMR4CN P4	TMR2CF TMR3CF TMR4CF	RCAP2L RCAP3L RCAP4L	RCAP2H RCAP3H RCAP4H	TMR2L TMR3L TMR4L	TMR2H TMR3H TMR4H		SMB0CR
C0	0 1 2 3 F	SMB0CN CAN0STA	SMB0STA	SMB0DAT	SMB0ADR	ADC0GTL ADC2GTL	ADC0GTH ADC2GTH	ADC0LTL ADC2LTL	ADC0LTH ADC2LTH
B8	0 1 2 3 F	IP (ALL PAGES)	SADEN0	AMX2CF ADC0CPT	AMX0SL AMX2SL ADC0CCF	ADC0CF ADC1CF ADC2CF		ADC0L ADC1L ADC2L	ADC0H ADC1H ADC2H
	-	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)



# C8051F060/1/2/3

			-						
В0	0 1 2 3 F	P3 (ALL PAGES)							FLSCL
A8	0 1 2 3 F	IE (ALL PAGES)	SADDR0				P1MDIN	P2MDIN	
A0	0 1 2 3 F	P2 (ALL PAGES)	EMI0TC	EMI0CN	EMI0CF	P0MDOUT	P1MDOUT	P2MDOUT	P3MDOUT
98	0 1 2 3 F	SCON0 SCON1	SBUF0 SBUF1	SPI0CFG	SPIODAT	P4MDOUT	SPIOCKR P5MDOUT	P6MDOUT	P7MDOUT
90	0 1 2 3 F	P1 (ALL PAGES)	SSTA0					SFRPGCN	CLKSEL
88	0 1 2 3 F	TCON CPT0CN CPT1CN CPT2CN	TMOD CPT0MD CPT1MD CPT2MD	TL0 OSCICN	TL1 OSCICL	TH0 OSCXCN	TH1	CKCON	PSCTL
80	0 1 2 3 F		SP (ALL PAGES)	DPL (ALL PAGES)		SFRPAGE (ALL PAGES)	SFRNEXT (ALL PAGES)	SFRLAST (ALL PAGES)	PCON (All Pages)
		0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

### Table 12.2. Special Function Register (SFR) Memory Map

### **Table 12.3. Special Function Registers**

Register	Address	SFR Page	Description	Page No.
В	0xF0	All Pages	B Register	page 142
ACC	0xE0	All Pages	Accumulator	page 142
ADC0CCF	0xBB	F	ADC0 Calibration Coefficient	page 63
ADC0CF	0xBC	0	ADC0 Configuration	page 53
ADC0CN	0xE8	0	ADC0 Control	page 55
ADC0CPT	0xBA	F	ADC0 Calibration Pointer	page 63
ADC0GTH	0xC5	0	ADC0 Greater-Than High	page 64
ADC0GTL	0xC4	0	ADC0 Greater-Than Low	page 64





### Table 12.3. Special Function Registers

Register	Address	SFR Page	Description	Page No.
ADC0H	0xBF	0	ADC0 Data Word High	page 58
ADC0L	0xBE	0	ADC0 Data Word Low	page 58
ADC0LTH	0xC7	0	ADC0 Less-Than High	page 65
ADC0LTL	0xC6	0	ADC0 Less-Than Low	page 65
ADC1CF	0xBC	1	ADC1 Configuration	page 54
ADC1CN	0xE8	1	ADC1 Control	page 56
ADC1H	0xBF	1	ADC1 Data Word High	page 60
ADC1L	0xBE	1	ADC1 Data Word Low	page 60
ADC2CF	0xBC	2	ADC2 Configuration	page 90
ADC2CN	0xE8	2	ADC2 Control	page 92
ADC2GTH	0xC5	2	ADC2 Greater-Than High	page 93
ADC2GTL	0xC4	2	ADC2 Greater-Than Low	page 93
ADC2H	0xBF	2	ADC2 Data Word High	page 91
ADC2L	0xBE	2	ADC2 Data Word Low	page 91
ADC2LTH	0xC7	2	ADC2 Less-Than High	page 94
ADC2LTL	0xC6	2	ADC2 Less-Than Low	page 94
AMX0SL	0xBB	0	ADC0 Multiplexer Channel Select	page 89
AMX2CF	0xBA	2	ADC2 Analog Multiplexer Configuration	page 90
AMX2SL	0xBB	2	ADC2 Analog Multiplexer Channel Select	page 89
CAN0ADR	0xDA	1	CAN0 Address	page 221
CAN0CN	0xF8	1	CAN0 Control	page 221
CAN0DATH	0xD9	1	CAN0 Data High	page 220
CAN0DATL	0xD8	1	CAN0 Data Low	page 220
CAN0STA	0xC0	1	CAN0 Status	page 222
CAN0TST	0xDB	1	CAN0 Test	page 222
CKCON	0x8E	0	Clock Control	page 277
CLKSEL	0x97	F	Oscillator Clock Selection Register	page 163
CPT0CN	0x88	1	Comparator 0 Control	page 114
CPT0MD	0x89	1	Comparator 0 Configuration	page 115
CPT1CN	0x88	2	Comparator 1 Control	page 114
CPT1MD	0x89	2	Comparator 1 Configuration	page 115
CPT2CN	0x88	3	Comparator 2 Control	page 114
CPT2MD	0x89	3	Comparator 2 Configuration	page 115
DAC0CN	0xD4	0	DAC0 Control	page 102
DAC0H	0xD3	0	DAC0 High	page 101
DAC0L	0xD2	0	DAC0 Low	page 101
DAC1CN	0xD4	1	DAC1 Control	page 104
DAC1H	0xD3	1	DAC1 High	page 103
DAC1L	0xD2	1	DAC1 Low	page 103
DMA0BND	0xFD	3	DMA0 Instruction Boundary	page 79
DMA0CF	0xF8	3	DMA0 Configuration	page 77
DMA0CN	0xD8	3	DMA0 Control	page 76
DMA0CSH	0xFC	3	DMA0 Repeat Counter Status High Byte	page 81
DMA0CSL	0xFB	3	DMA0 Repeat Counter Status Low Byte	page 81



# C8051F060/1/2/3

### Table 12.3. Special Function Registers

Register	Address	SFR Page	Description	Page No.
DMA0CTH	0xFA	3	DMA0 Repeat Counter Limit High Byte	page 81
DMA0CTL	0xF9	3	DMA0 Repeat Counter Limit Low Byte	page 81
DMA0DAH	0xDA	3	DMA0 Data Address Beginning High Byte	page 80
DMA0DAL	0xD9	3	DMA0 Data Address Beginning Low Byte	page 80
DMA0DSH	0xDC	3	DMA0 Data Address Pointer High Byte	page 80
DMA0DSL	0xDB	3	DMA0 Data Address Pointer Low Byte	page 80
DMA0IDT	0xDE	3	DMA0 Instruction Write Data	page 78
DMA0IPT	0xDD	3	DMA0 Instruction Write Address	page 78
DMA0ISW	0xFE	3	DMA0 Instruction Status	page 79
DPH	0x83	All Pages	Data Pointer High	page 140
DPL	0x82	All Pages	Data Pointer Low	page 140
EIE1	0xE6	All Pages	Extended Interrupt Enable 1	page 148
EIE2	0xE7	All Pages	Extended Interrupt Enable 2	page 149
EIP1	0xF6	All Pages		page 150
EIP2	0xF7	All Pages	Extended Interrupt Priority 2	page 151
EMI0CF	0xA3	0	EMIF Configuration	page 177†
EMI0CN	0xA2	0	EMIF Control	page 177†
EMI0TC	0xA1	0	EMIF Timing Control	page 182†
FLACL	0xB7	F	FLASH Access Limit	page 171
FLSCL	0xB7	0	FLASH Scale	page 172
IE	0xA8		Interrupt Enable	page 146
IP	0xB8	All Pages	Interrupt Priority	page 147
OSCICL	0x8B	F	Internal Oscillator Calibration	page 162
OSCICN	0x8A	F	Internal Oscillator Control	page 162
OSCXCN	0x8C	F	External Oscillator Control	page 164
PO	0x80	All Pages	Port 0 Latch	page 202
POMDOUT	0xA4	F	Port 0 Output Mode Configuration	page 202
P1	0x90	All Pages		page 203
P1MDIN	0xAD	F	Port 1 Input Mode	page 203
P1MDOUT	0xA5	F	Port 1 Output Mode Configuration	page 204
P2	0xA0	All Pages		page 204
P2MDIN	0xAE	F	Port 2 Input Mode	page 205
P2MDOUT	0xA6	F	Port 2 Output Mode Configuration	page 205
P3	0xB0	All Pages		page 206†
P3MDOUT	0xA7	F	Port 3 Output Mode Configuration	page 206†
P4	0xC8	F	Port 4 Latch	page 209†
P4MDOUT	0x9C	F	Port 4 Output Mode Configuration	page 209†
P5	0xD8	F	Port 5 Latch	page 210†
P5MDOUT	0x9D	F	Port 5 Output Mode Configuration	page 210†
P6	0xE8	F	Port 6 Latch	page 211†
P6MDOUT	0x9E	F	Port 6 Output Mode Configuration	page 211†
P7	0xF8	F	Port 7 Latch	page 212†
P7MDOUT	0x9F	F	Port 7 Output Mode Configuration	page 212†
PCA0CN	0xD8	0	PCA Control	page 296





### Table 12.3. Special Function Registers

Register Address		SFR Page	Description	Page No.
PCA0CPH0	0xFC	0	PCA Capture 0 High	page 300
PCA0CPH1	0xFE	0	PCA Capture 1 High	page 300
PCA0CPH2	0xEA	0	PCA Capture 2 High	page 300
PCA0CPH3	0xEC	0	PCA Capture 3 High	page 300
PCA0CPH4	0xEE	0	PCA Capture 4 High	page 300
PCA0CPH5	0xE2	0	PCA Capture 5 High	page 300
PCA0CPL0	0xFB	0	PCA Capture 0 Low	page 300
PCA0CPL1	0xFD	0	PCA Capture 1 Low	page 300
PCA0CPL2	0xE9	0	PCA Capture 2 Low	page 300
PCA0CPL3	0xEB	0	PCA Capture 3 Low	page 300
PCA0CPL4	0xED	0	PCA Capture 4 Low	page 300
PCA0CPL5	0xE1	0	PCA Capture 5 Low	page 300
PCA0CPM0	0xDA	0	PCA Module 0 Mode Register	page 298
PCA0CPM1	0xDB	0	PCA Module 1 Mode Register	page 298
PCA0CPM2	0xDC	0	PCA Module 2 Mode Register	page 298
PCA0CPM3	0xDD	0	PCA Module 3 Mode Register	page 298
PCA0CPM4	0xDE	0	PCA Module 4 Mode Register	page 298
PCA0CPM5	0xDF	0	PCA Module 5 Mode Register	page 298
РСА0Н	0xFA	0	PCA Counter High	page 299
PCA0L	0xF9	0	PCA Counter Low	page 299
PCA0MD	0xD9	0	PCA Mode	page 297
PCON	0x87	All Pages	Power Control	page 153
PSCTL	0x8F	0	Program Store R/W Control	page 173
PSW	0xD0	All Pages	Program Status Word	page 141
RCAP2H	0xCB	0	Timer/Counter 2 Capture/Reload High	page 285
RCAP2L	0xCA	0	Timer/Counter 2 Capture/Reload Low	page 285
RCAP3H	0xCB	1	Timer/Counter 3 Capture/Reload High	page 285
RCAP3L	0xCA	1	Timer/Counter 3 Capture/Reload Low	page 285
RCAP4H	0xCB	2	Timer/Counter 4 Capture/Reload High	page 285
RCAP4L	0xCA	2	Timer/Counter 4 Capture/Reload Low	page 285
REF0CN	0xD1	0	Voltage Reference Control 0	page 57
REF1CN	0xD1	1	Voltage Reference Control 1	page 57
REF2CN	0xD1	2	Voltage Reference Control 2	page 108†, page 110*
RSTSRC	0xEF	0	Reset Source	page 159
SADDR0	0xA9	0	UART 0 Slave Address	page 259
SADEN0	0xB9	0	UART 0 Slave Address Enable	page 259
SBUF0	0x99	0	UART 0 Data Buffer	page 259
SBUF1	0x99	1	UART 1 Data Buffer	page 267
SCON0	0x98	0	UART 0 Control	page 257
SCON1	0x98	1	UART 1 Control	page 266
SFRLAST	0x86	All Pages	SFR Page Stack Access Register	page 133
SFRNEXT	0x85	All Pages	SFR Page Register	page 133
SFRPAGE	0x84	All Pages		page 132
SFRPGCN	0x96	F	SFR Page Control Register	page 132



# C8051F060/1/2/3

### Table 12.3. Special Function Registers

SFR's are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
SMB0ADR	0xC3	0	SMBus Slave Address	page 231
SMB0CN	0xC0	0	SMBus Control	page 229
SMB0CR	0xCF	0	SMBus Clock Rate	page 230
SMB0DAT	0xC2	0	SMBus Data	page 231
SMB0STA	0xC1	0	SMBus Status	page 232
SP	0x81	All Pages	Stack Pointer	page 140
SPI0CFG	0x9A	0	SPI Configuration	page 242
SPI0CKR	0x9D	0	SPI Clock Rate Control	page 244
SPI0CN	0xF8	0	SPI Control	page 243
SPI0DAT	0x9B	0	SPI Data	page 245
SSTA0	0x91	0	UART 0 Status	page 258
TCON	0x88	0	Timer/Counter Control	page 275
TH0	0x8C	0	Timer/Counter 0 High	page 278
TH1	0x8D	0	Timer/Counter 1 High	page 278
TL0	0x8A	0	Timer/Counter 0 Low	page 278
TL1	0x8B	0	Timer/Counter 1 Low	page 278
TMOD	0x89	0	Timer/Counter Mode	page 276
TMR2CF	0xC9	0	Timer/Counter 2 Configuration	page 284
TMR2CN	0xC8	0	Timer/Counter 2 Control	page 283
TMR2H	0xCD	0	Timer/Counter 2 High	page 286
TMR2L	0xCC	0	Timer/Counter 2 Low	page 285
TMR3CF	0xC9	1	Timer/Counter 3 Configuration	page 284
TMR3CN	0xC8	1	Timer/Counter 3 Control	page 283
TMR3H	0xCD	1	Timer/Counter 3 High	page 286
TMR3L	0xCC	1	Timer/Counter 3 Low	page 285
TMR4CF	0xC9	2	Timer/Counter 4 Configuration	page 284
TMR4CN	0xC8	2	Timer/Counter 4 Control	page 283
TMR4H	0xCD	2	Timer/Counter 4 High	page 286
TMR4L	0xCC	2	Timer/Counter 4 Low	page 285
WDTCN	0xFF	All Pages	Watchdog Timer Control	page 158
XBR0	0xE1	F	Port I/O Crossbar Control 0	page 198
XBR1	0xE2	F	Port I/O Crossbar Control 1	page 199
XBR2	0xE3	F	Port I/O Crossbar Control 2	page 200
XBR3	0xE4	F	Port I/O Crossbar Control 3	page 201

† Refers to a register in the C8051F060/2 only.

\* Refers to a register in the C8051F061/3 only.


C8051F060/1/2/3



#### 12.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic l. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.





### Figure 12.14. DPL: Data Pointer Low Byte





Figure 12.15. DPH: Data Pointer High Byte





# C8051F060/1/2/3

## Figure 12.16. PSW: Program Status Word

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CY	AC	F0	RS1	RS0	OV	F1	PARITY	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address:	
							SFR Page:	All Pages
Bit7:	CY: Carry I	lao						
5107.	•	-	last arithmetic of	neration res	ulted in a ca	rry (addition	) or a borrov	v (subtrac-
			by all other arithm			ing (uuunion	<i>i)</i> of <i>a</i> correct	(Sublide
Bit6:	AC: Auxilia			nene opera				
			last arithmetic of	peration res	ulted in a ca	rry into (add	lition) or a bo	orrow from
			rder nibble. It is					
Bit5:	F0: User Fl	-					<b>T</b> .	
		0						
	This is a bit	-addressable	e, general purpos	e flag for u	se under sof	tware contro	1.	
Bits4-3:	RS1-RS0: F		e, general purpos k Select.	e flag for u	se under sof	tware contro	1.	
Bits4-3:	RS1-RS0: F	Register Ban		-			1.	
Bits4-3:	RS1-RS0: F	Register Ban	k Select.	-			1.	
Bits4-3:	RS1-RS0: F	Register Ban elect which	k Select.	-	register acc		1.	
Bits4-3:	RS1-RS0: F These bits s	Register Ban elect which	k Select. register bank is u	used during	register acc		1.	
Bits4-3:	RS1-RS0: F These bits s RS1	Register Ban elect which RS0	k Select. register bank is u Register Bank	used during	register acc ress 0x07		1.	
Bits4-3:	RS1-RS0: F These bits s RS1 0	Register Ban elect which RS0 0	k Select. register bank is u Register Bank 0	used during Add 0x00 -	register acc ress 0x07 0x0F		1.	
Bits4-3:	RS1-RS0: F These bits s RS1 0 0	Register Ban elect which RS0 0 1	k Select. register bank is u Register Bank 0 1	used during Add 0x00 - 0x08 -	register acc ress 0x07 0x0F 0x17		1.	
	RS1-RS0: F These bits s	Register Ban elect which 0 1 0 1 1	k Select. register bank is u Register Bank 0 1 2	used during Add 0x00 - 0x08 - 0x10 -	register acc ress 0x07 0x0F 0x17		1.	
	RS1-RS0: F These bits s RS1 0 0 1 1 1 OV: Overfle	Register Ban elect which 0 1 0 1 0 1 0 0 1 0 0	k Select. register bank is u Register Bank 0 1 2 3	Add 0x00 - 0x08 - 0x10 - 0x18 -	register acc ress 0x07 0x0F 0x17 0x1F		1.	
	RS1-RS0: F These bits s RS1 0 0 1 1 0 V: Overfle This bit is s	Register Ban elect which 0 1 0 1 0 1 0 1 0 0 1 0 1 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0	k Select. register bank is u Register Bank 0 1 2 3 r the following ci	Add           0x00 -           0x08 -           0x10 -           0x18 -	register acc ress 0x07 0x0F 0x17 0x1F es:	esses.	1.	
Bits4-3: Bit2:	RS1-RS0: F These bits s RS1 0 0 1 1 1 OV: Overflo This bit is s • An ADD,	Register Ban elect which RS0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	k Select. register bank is u Register Bank 0 1 2 3 r the following ci SUBB instruction	Add 0x00 - 0x08 - 0x10 - 0x18 - ircumstance n causes a s	register acc ress 0x07 0x0F 0x17 0x1F es: ign-change of	esses. overflow.	1.	
	RS1-RS0: F These bits s RS1 0 0 1 1 1 OV: Overfle This bit is s • An ADD, • A MUL ir	Register Ban         elect which <b>RS0</b> 0         1         0         1         ow Flag.         et to 1 under         ADDC, or Sustruction restruction restruction restruction restruction restruction restruction restruction restruction	k Select. register bank is u Register Bank 0 1 2 3 r the following ci SUBB instruction sults in an overflo	Adda 0x00 - 0x08 - 0x10 - 0x18 - ircumstance n causes a s ow (result i	register acc ress 0x07 0x0F 0x17 0x1F es: ign-change of s greater tha	esses. overflow.	1.	
	RS1-RS0: F These bits s RS1 0 0 1 1 0 V: Overflo This bit is s • An ADD, • A MUL in • A DIV ins	Register Ban         elect which         RS0         0         1         0         1         ow Flag.         et to 1 under         ADDC, or S         astruction reat         truction cau	k Select. register bank is u 0 1 2 3 r the following ci SUBB instruction sults in an overfluses a divide-by-z	Adda 0x00 - 0x08 - 0x10 - 0x18 - ircumstance n causes a s ow (result in zero condition	register acc ress 0x07 0x0F 0x17 0x17 0x1F es: ign-change of s greater that on.	esses. overflow. n 255).		l other cas
Bit2:	RS1-RS0: F These bits s	Register Ban         elect which         RS0         0         1         0         0         1         0         0     <	k Select. register bank is u Register Bank 0 1 2 3 r the following ci SUBB instruction sults in an overflo	Adda 0x00 - 0x08 - 0x10 - 0x18 - ircumstance n causes a s ow (result in zero condition	register acc ress 0x07 0x0F 0x17 0x17 0x1F es: ign-change of s greater that on.	esses. overflow. n 255).		l other case
Bit2:	RS1-RS0: F These bits s <b>RS1</b> 0 1 1 1 OV: Overfle This bit is s • An ADD, • A MUL in • A DIV ins The OV bit F1: User Fl:	Register Ban         elect which <b>RS0</b> 0         1         0	k Select. register bank is u 0 1 2 3 r the following ci SUBB instruction sults in an overfluses a divide-by-z 0 by the ADD, z	Adda 0x00 - 0x08 - 0x10 - 0x18 - ircumstance n causes a s ow (result in zero condition ADDC, SU	register acc ress 0x07 0x0F 0x17 0x1F es: ign-change of s greater that on. BB, MUL, a	esses. overflow. n 255). nd DIV instr	ructions in al	l other case
	RS1-RS0: F These bits s <b>RS1</b> 0 1 1 1 OV: Overfle This bit is s • An ADD, • A MUL in • A DIV ins The OV bit F1: User Fl:	Register Ban elect which RS0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	k Select. register bank is u 0 1 2 3 r the following ci SUBB instruction sults in an overfluses a divide-by-z	Adda 0x00 - 0x08 - 0x10 - 0x18 - ircumstance n causes a s ow (result in zero condition ADDC, SU	register acc ress 0x07 0x0F 0x17 0x1F es: ign-change of s greater that on. BB, MUL, a	esses. overflow. n 255). nd DIV instr	ructions in al	l other case

C8051F060/1/2/3



### Figure 12.17. ACC: Accumulator

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
Bits7-0:	ACC: Accum	ulator					SFR Address: SFR Page:	
	This register i		ulator for arit	thmetic opera	ations.			

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address	: 0xF0
							SFR Page	: All Pages
	B: B Register. This register s		econd accum	ulator for cer	tain arithme	tic operation	s.	

## Figure 12.18. B: B Register



### 12.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 22 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

#### 12.3.1. MCU Interrupt Sources and Vectors

The MCUs support 22 interrupt sources. Software can simulate an interrupt event by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 12.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

#### 12.3.2. External Interrupts

The external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edgesensitive inputs depending on the setting of bits IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.





Table	12.4.	Interrupt	Summary
14010		meenape	

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y		ES0 (IE.4)	PS0 (IP.4)
Timer 2	0x002B	5	TF2 (TMR2CN.7)	Y		ET2 (IE.5)	PT2 (IP.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y		ESPI0 (EIE1.0)	PSPI0 (EIP1.0)
SMBus Interface	0x003B	7	SI (SMB0CN.3)	Y		ESMB0 (EIE1.1)	PSMB0 (EIP1.1)
ADC0 Window Comparator	0x0043	8	AD0WINT (ADC0CN.1)	Y		EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y		EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator 0	0x0053	10	CP0FIF/CP0RIF (CPT0CN.4/.5)	Y		CP0IE (EIE1.4)	PCP0 (EIP1.4)
Comparator 1	0x005B	11	CP1FIF/CP1RIF (CPT1CN.4/.5)	Y		CP1IE (EIE1.5)	PCP1 (EIP1.5)
Comparator 2	0x0063	12	CP2FIF/CP2RIF (CPT2CN.4/.5)	Y		CP2IE (EIE1.6)	PCP2 (EIP1.6)
ADC0 End of Conversion	0x006B	13	ADC0INT (ADC0CN.5)	Y		EADC0 (EIE1.7)	PADC0 (EIP1.7)
Timer 3	0x0073	14	TF3 (TMR3CN.7)	Y		ET3 (EIE2.0)	PT3 (EIP2.0)
ADC1 End of Conversion	0x007B	15	ADC1INT (ADC1CN.5)	Y		EADC1 (EIE2.1)	PADC1 (EIP2.1)
Timer 4	0x0083	16	TF4 (TMR4CN.7)	Y		ET4 (EIE2.2)	PT4 (EIP2.2)
ADC2 Window Comparator	0x008B	17	AD2WINT (ADC2CN.1)	Y		EWADC2 (EIE2.3)	PWADC2 (EIP2.3)
ADC2 End of Conversion	0x0093	18	AD2INT (ADC2CN.5)	Y		EADC2 (EIE2.4)	PADC2 (EIP2.4)
CAN Interrupt	0x009B	19	CAN0CN.7	Y	Y	ECAN0 (EIE2.5)	PCAN0 (EIP2.5)
UART1	0x00A3	20	RI1 (SCON1.0) TI1 (SCON1.1)	Y		ES1 (EIP2.6)	PS1 (EIP2.6)
DMA0 Interrupt	0x00AB	21	DMA0INT (DMA0CN.6)	Y		EDMA0 (EIE2.7)	PDMA0 (EIP2.7)



#### 12.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 12.4.

#### 12.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



#### **12.3.5.** Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

#### Figure 12.19. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	0000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable					
							SFR Addres SFR Pag	s: 0xA8 e: All Pages					
Bit7:	EA: Enable Al	1 Interrupts											
	This bit globally enables/disables all interrupts. It overrides the individual interrupt mask settings.												
	0: Disable all interrupt sources.												
	1: Enable each interrupt according to its individual mask setting.												
Bit6:	IEGF0: Gener	-	-		2	y.							
				nder softwa	re control.								
Bit5:	This is a general purpose flag for use under software control. ET2: Enabler Timer 2 Interrupt.												
	This bit sets the masking of the Timer 2 interrupt.												
	0: Disable Timer 2 interrupt.												
	1: Enable interrupt requests generated by the TF2 flag.												
Bit4:	ES0: Enable UARTO Interrupt.												
	This bit sets the masking of the UART0 interrupt.												
	0: Disable UART0 interrupt.												
	1: Enable UART0 interrupt.												
Bit3:	ET1: Enable Timer 1 Interrupt.												
	This bit sets the masking of the Timer 1 interrupt.												
	0: Disable all Timer 1 interrupt.												
	1: Enable interrupt requests generated by the TF1 flag.												
Bit2:	EX1: Enable E			•	C								
	This bit sets th	e masking o	of external in	terrupt 1.									
	0: Disable exte	ernal interru	pt 1.										
	1: Enable interrupt requests generated by the /INT1 pin.												
Bit1:	ET0: Enable T	imer 0 Inter	rupt.		-								
	This bit sets th	e masking o	of the Timer	0 interrupt.									
	0: Disable all	Timer 0 inte	rrupt.										
	1: Enable inter	rupt reques	ts generated	by the TF0 f	lag.								
Bit0:	EX0: Enable E	External Inte	errupt 0.										
	This bit sets th	e masking o	of external in	terrupt 0.									
	0: Disable exte	ernal interru	pt 0.										
	1: Enable inter	mint reques	te conorated	by the /INT(	)								



# C8051F060/1/2/3

### Figure 12.20. IP: Interrupt Priority

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	-	PT2	PS0	PT1	PX1	PT0	PX0	11000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable			
			SFR Address: SFR Page:								
Bits7-6:	UNUSED. Re	ad = 11b. W	rite = don't c	are.							
Bit5:	PT2: Timer 2										
	This bit sets the priority of the Timer 2 interrupt.										
	0: Timer 2 interrupt set to low priority level.										
	1: Timer 2 interrupt set to high priority level.										
Bit4:	PS0: UART0	1	<b>U</b> 1 <i>i</i>								
	This bit sets the priority of the UARTO interrupt.										
	0: UART0 interrupt set to low priority level.										
	1: UART0 interrupt set to high priority level.										
Bit3:	PT1: Timer 1										
	This bit sets the priority of the Timer 1 interrupt.										
	0: Timer 1 interrupt set to low priority level.										
	1: Timer 1 interrupt set to high priority level.										
Bit2:	PX1: External Interrupt 1 Priority Control.										
	This bit sets the priority of the External Interrupt 1 interrupt.										
	0: External In										
	1: External In										
Bit1:	PT0: Timer 0	-	01	•							
	This bit sets th										
	0: Timer 0 interrupt set to low priority level.										
	1: Timer 0 interrupt set to high priority level.										
Bit0:	PX0: External Interrupt 0 Priority Control.										
	This bit sets the priority of the External Interrupt 0 interrupt.										
	0: External In										
			to high prior	•							

C8051F060/1/2/3



Figure 12.21. EIE1: Extended Interrupt Enable	1	
---	---	--

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
EADC0	CP2IE	CP1IE	<b>CP0IE</b>	EPCA0	EWADC0	ESMB0	ESPI0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
							SFR Address:				
							SFR Page:	All Pages			
Bit7:	EADC0: Enal	le ADCO En	d of Conver	sion Interru	nt						
5117.	This bit sets th					unt					
	0: Disable AE					upu					
	1: Enable inte				1 Conversion	Interrupt.					
Bit6:	CP2IE: Enabl					r-					
	This bit sets th	-	· · · ·	-							
	0: Disable CP	0		<b>r</b>							
	1: Enable inte		s generated	by the CP2II	F flag.						
Bit6:	CP1IE: Enabl				C						
	This bit sets the	1	· · · ·	1							
	0: Disable CP	-		1							
	1: Enable inte	-	s generated	by the CP1II	F flag.						
Bit6:	CP0IE: Enable Comparator (CP0) Interrupt.										
	This bit sets the masking of the CP0 interrupt.										
	0: Disable CP	0 interrupts.		-							
	1: Enable interrupt requests generated by the CP0IF flag.										
Bit3:	EPCA0: Enab	le Programm	able Counte	er Array (PC	A0) Interrupt	•					
	This bit sets the masking of the PCA0 interrupts.										
	0: Disable all PCA0 interrupts.										
	1: Enable inte	rrupt request	s generated	by PCA0.							
Bit2:	EWADC0: Er	able Window	v Compariso	on ADC0 Int	errupt.						
	This bit sets the										
	0: Disable AD	C0 Window	Comparison	n Interrupt.							
	1: Enable Inte	rrupt request	s generated	by ADC0 W	indow Comp	arisons.					
Bit1:	ESMB0: Enab	ole System M	lanagement	Bus (SMBus	s0) Interrupt.						
	This bit sets the			s interrupt.							
	0: Disable all	SMBus inter	rupts.								
	1: Enable inte		-	•	-						
Bit0:	ESPI0: Enable	-		· · · · ·	terrupt.						
	This bit sets the			rupt.							
	0: Disable all										
	1: Enable Inte	rrupt request	s generated	by the SPI0	flag						



Figure 12.2	2. EIE2:	Extended	Interrupt	Enable 2
-------------	----------	----------	-----------	----------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
EDMA0	ES1	ECAN0	EADC2	EWADC2	ET4	EADC1	ET3	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address					
							SFR Page	e: All Pages				
Bit7:	EDMA0: Ena	able DMA0 I	nterrunt									
Dit/.	This bit sets t		-	0 Interrupt.								
	0: Disable DN	-		·								
	1: Enable DM	1										
Bit6:		-										
	ES1: Enable UART1 Interrupt. This bit sets the masking of the UART1 Interrupt.											
	0: Disable UART1 interrupt.											
	1: Enable UA	RT1 interrup	ot.									
Bit5:	ECAN0: Enable CAN Controller Interrupt.											
	This bit sets the masking of the CAN Controller Interrupt.											
	0: Disable CAN Controller Interrupt.											
	1: Enable interrupt requests generated by the CAN Controller.											
Bit4:	EADC2: Enable ADC2 End Of Conversion Interrupt.											
	This bit sets the masking of the ADC2 End of Conversion interrupt.											
	0: Disable ADC2 End of Conversion interrupt.											
	1: Enable interrupt requests generated by the ADC2 End of Conversion Interrupt.											
Bit3:				on ADC1 Inte								
				indow Compar	ison interro	upt.						
	0: Disable AI		1	1								
	1: Enable Interrupt requests generated by ADC2 Window Comparisons.											
Bit2:	ET4: Enable		-									
	This bit sets t	-		4 interrupt.								
	0: Disable Ti											
<b>D</b> 1.4				by the TF4 fla								
Bit1:				rsion Interrupt								
	This bit sets the masking of the ADC1 End of Conversion Interrupt. 0: Disable ADC1 Conversion Interrupt.											
					<b>C</b>	Tertennet						
D:40.			-	by the ADC1	Conversion	n interrupt.						
Bit0:	ET3: Enable			2 intomat								
	This bit sets t 0: Disable all			5 interrupt.								
				by the TE2 fl	na							
	1. Enable inte	errupt reques	is generated	by the TF3 fla	ıg.							

C8051F060/1/2/3



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PADC0	PCP2	PCP1	PCP0	PPCA0	PWADC0	PSMB0	PSPI0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	4				
	SFR Address: 0xF6											
							SFR Page:	All Pages				
Bit7:	PADC0: ADC	End of Con	version Inter	rrunt Priority	v Control							
Dit/.	This bit sets the			· ·		int.						
	0: ADC0 End	1 v				·P						
	1: ADC0 End		1	-	•							
Bit6:	PCP2: Compa		1	01	•							
Dirot	This bit sets the		-	•								
	0: CP2 interru	1 v										
	1: CP2 interru	1	1 V									
Bit5:	PCP1: Compa		· ·		ol.							
	-		-	•								
	This bit sets the priority of the CP1 interrupt. 0: CP1 interrupt set to low priority level.											
	1: CP1 interrupt set to high priority level.											
Bit4:	PCP0: Comparator0 (CP0) Interrupt Priority Control.											
	This bit sets the priority of the CP0 interrupt.											
	0: CP0 interrupt set to low priority level.											
	1: CP0 interrupt set to high priority level.											
Bit3:	PPCA0: Programmable Counter Array (PCA0) Interrupt Priority Control.											
	This bit sets the priority of the PCA0 interrupt.											
	0: PCA0 interrupt set to low priority level.											
	1: PCA0 interrupt set to high priority level.											
Bit2:	PWADC0: AI	-			riority Contro	ol.						
	This bit sets the priority of the ADC0 Window interrupt. 0: ADC0 Window interrupt set to low priority level.											
	1: ADC0 Win											
Bit1:	PSMB0: Syst	-	0			Control.						
	This bit sets the				1							
	0: SMBus inte	1 v		-								
	1: SMBus inte		1 *									
Bit0:	PSPI0: Serial		<b>U</b> 1 <i>V</i>		Priority Cont	rol.						
	This bit sets the		· · · · · · · · · · · · · · · · · · ·	/ 1								
	0: SPI0 interr	1 v		1								
	1: SPI0 interr	1	· ·									



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PDMA0	PS1	PCAN0	PADC2	PWADC2	PT4	PADC1	PT3	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1				
							SFR Address:					
							SFR Page:	All Pages				
Bit7:	PDMA0: DM	AO Intormunt	Driarity Car	ntrol								
DII/.	This bit sets th	1	•									
	0: DMA0 inte	· ·		interrupt.								
	1: DMA0 inte		1 v									
Bit6:	PS1: UART1	-										
	This bit sets the											
	0: UART1 int	· ·		-								
	1: UART1 int	-	· ·									
Bit5:	PCAN0: CAN	-										
	This bit sets the	he priority of	the CAN Ir	nterrupt.								
	0: CAN Intern	rupt set to lov	w priority lev	vel.								
	1: CAN Intern	rupt set to hig	gh priority le	evel.								
Bit4:	PADC2: ADC											
	This bit sets the	· ·				upt.						
	0: ADC2 End		-	-	•							
	1: ADC2 End		-		•							
Bit3:	PWADC2: ADC2 Window Comparator Interrupt Priority Control.											
	0: ADC2 Window interrupt set to low priority.											
D:42	1: ADC2 Window interrupt set to high priority. PT4: Timer 4 Interrupt Priority Control.											
Bit2:		-	•									
	This bit sets the 0: Timer 4 int	· ·		-								
	1: Timer 4 int	-	· ·									
Bit1:	PADC1: ADC	-			Control							
Dit1.	This bit sets th					unt						
	0: ADC1 End	· ·				apt.						
	1: ADC1 End		-	-	-							
Bit0:	PT3: Timer 3		-									
	This bit sets the	-	•									
	0: Timer 3 int	· ·		-								
	1: Timer 3 int	-										

### Figure 12.24. EIP2: Extended Interrupt Priority 2

C8051F060/1/2/3



#### 12.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 12.25 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

#### 12.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 13.7 for more information on the use and configuration of the WDT.

#### 12.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and internal oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of  $100 \,\mu s$ .



### Figure 12.25. PCON: Power Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	STOP	IDLE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page	0x87 : All Pages
Bits7-2:	Reserved.							
Bit1:	STOP: STOP							
	Writing a '1'						always read	l <b>'</b> 0'.
	1: CIP-51 for		er-down moo	de. (Turns of	f internal os	cillator).		
Bit0:	IDLE: IDLE I		1 - 1 41 (			This hit	-1	·0'
	Writing a '1' 1: CIP-51 for							
	peripherals re			uis off clock	10 CI 0, 001		liers, mierru	pis, and an
	periprierais re	inani active.)						





Notes



# C8051F060/1/2/3

### **13. RESET SOURCES**

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:


- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External port pins are forced to a known configuration
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic 1's), activating internal weak pull-ups which take the external I/O pins to a high state. The external I/O pins do not go high immediately, but will go high within four system clock cycles after entering the reset state. This allows power to be conserved while the part is held in reset. For VDD Monitor resets, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator running at its lowest frequency. Refer to Section "14. OSCILLATORS" on page 161 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval (see Section "13.7. Watchdog Timer Reset" on page 157). Once the system clock source is stable, program execution begins at location 0x0000.

There are seven sources for putting the MCU into the reset state: power-on, power-fail, external /RST pin, external CNVSTR2 signal, software command, Comparator0, Missing Clock Detector, and Watchdog Timer. Each reset source is described in the following sections.



#### Figure 13.1. Reset Sources

C8051F060/1/2/3



#### 13.1. Power-on Reset

The C8051F060/1/2/3 family incorporates a power supply monitor that holds the MCU in the reset state until VDD rises above the  $V_{RST}$  level during power-up. See Figure 13.2 for timing diagram, and refer to Table 13.1 for the Electrical Characteristics of the power supply monitor circuit. The /RST pin is asserted low until the end of the 100 ms VDD Monitor timeout in order to allow the VDD supply to stabilize. The VDD Monitor reset is enabled and disabled using the external VDD monitor enable pin (MONEN).

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.




Figure	13.2.	Reset	Timing
Inguiv	10.2.	ILUSUL	1

#### 13.2. Power-fail Reset

When a power-down transition or power irregularity causes VDD to drop below  $V_{RST}$ , the power supply monitor will drive the /RST pin low and return the CIP-51 to the reset state. When VDD returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 13.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag is set to logic 1, the data may no longer be valid.

#### 13.3. External Reset

The external /RST pin provides a means for external circuitry to force the MCU into a reset state. Asserting the /RST pin low will cause the MCU to enter the reset state. It may be desirable to provide an external pull-up and/or decoupling of the /RST pin to avoid erroneous noise-induced resets. The MCU will remain in reset until at least 12 clock cycles after the active-low /RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.



#### 13.4. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100  $\mu$ s, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset. Setting the MCDRSF bit, RSTSRC.2 (see Section "14. OSCILLATORS" on page 161) enables the Missing Clock Detector.

#### 13.5. Comparator0 Reset

Comparator0 can be configured as a reset input by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled using CPT0CN.7 (see Section "11. COMPARATORS" on page 111) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (CP0+ pin) is less than the inverting input voltage (CP0- pin), the MCU is put into the reset state. After a Comparator0 Reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

#### 13.6. External CNVSTR2 Pin Reset

The external CNVSTR2 signal can be configured as a reset input by writing a '1' to the CNVRSEF flag (RSTSRC.6). The CNVSTR2 signal can appear on any of the P0, P1, P2 or P3 I/O pins as described in Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 193. Note that the Crossbar must be configured for the CNVSTR2 signal to be routed to the appropriate Port I/O. The Crossbar should be configured and enabled before the CNVRSEF is set. CNVSTR2 cannot be used to start ADC2 conversions when it is configured as a reset source. When configured as a reset, CNVSTR2 is active-low and level sensitive. After a CNVSTR2 reset, the CNVRSEF flag (RSTSRC.6) will read '1' signifying CNVSTR2 as the reset source; otherwise, this bit reads '0'. The state of the / RST pin is unaffected by this reset.

#### 13.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 13.3.

#### 13.7.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

C8051F060/1/2/3



#### 13.7.2. Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

CLR EA ; disable all interrupts MOV WDTCN,#0DEh ; disable software watchdog timer MOV WDTCN,#0ADh SETB EA ; re-enable interrupts

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

#### 13.7.3. Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in the initialization code.

#### 13.7.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

$$4^{3 + WDTCN[2-0]} \times T_{sysclk}$$
; where  $T_{sysclk}$  is the system clock period.

For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms. WDTCN.7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.

#### R/W R/W R/W R/W R/W R/W R/W R/W Reset Value xxxxx111 Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address: 0xFF SFR Page: All Pages Bits7-0: WDT Control. Writing 0xA5 both enables and reloads the WDT. Writing 0xDE followed within 4 system clocks by 0xAD disables the WDT. Writing 0xFF locks out the disable feature. Bit4: Watchdog Status Bit (when Read). Reading the WDTCN.[4] bit indicates the Watchdog Timer Status. 0: WDT is inactive. 1: WDT is active. Bits2-0: Watchdog Timeout Interval Bits. The WDTCN.[2:0] bits set the Watchdog Timeout Interval. When writing these bits, WDTCN.7 must be set to 0.

### Figure 13.3. WDTCN: Watchdog Timer Control Register



### Figure 13.4. RSTSRC: Reset Source Register

R	R/'	W	R/W	R/W	R	R/W	R/W	R/W	Reset Value					
-	CNVI	RSEF	CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	00000000					
Bit7	Bi	t6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0						
								SFR Address:						
								SFR Page:	0					
Bit7:	Reserve	ed.												
Bit6:	CNVRS	SEF: C	onvert Start	Reset Sourc	e Enable and	l Flag								
	CNVRSEF: Convert Start Reset Source Enable and Flag Write: 0: CNVSTR2 is not a reset source.													
	1: CNVSTR2 is a reset source (active low).													
	Read: 0: Source of prior reset was not CNVSTR2.													
		1: So	urce of prior	r reset was C	NVSTR2.									
Bit5:	CORSE	F: Con	nparator0 Re	eset Enable a	und Flag.									
	Write: 0: Comparator0 is not a reset source.													
		1: Co	mparator0 i	s a reset sour	rce (active lo	w).								
	Read: 0: Source of last reset was not Comparator0.													
		1: Source of last reset was Comparator0.												
Bit4:				Force and Fla	ag.									
	Write:	Write: 0: No effect.												
		1: Forces an internal reset. /RST pin is not effected.												
	Read:	Read: 0: Source of last reset was not a write to the SWRSF bit. 1: Source of last reset was a write to the SWRSF bit.												
0.10	UDTD					WRSF bit.								
Bit3:	WDTR		-	er Reset Fla	-									
					t WDT timed	out.								
D'42	MCDD			reset was W										
Bit2:			-	Detector Fla	-									
	Write: 0: Missing Clock Detector disabled.													
	<ol> <li>Missing Clock Detector enabled; triggers a reset if a missing clock condition is detected.</li> <li>Read: 0: Source of last reset was not a Missing Clock Detector timeout.</li> </ol>													
	· · · · · · · · · · · · · · · · · · ·													
Bit1:	1: Source of last reset was a Missing Clock Detector timeout. PORSF: Power-On Reset Flag.													
DITI.	Write:			-	is enabled (h	y tying the N	IONEN nin	to a logic hi	rh state) thi					
	wille.			•	,	VDD monit	-		sii state), tii					
								source.						
		<ul><li>0: De-select the VDD monitor as a reset source.</li><li>1: Select the VDD monitor as a reset source.</li></ul>												
	I: Select the VDD monitor as a reset source. Important: At power-on, the VDD monitor is enabled/disabled using the external VDD monitor													
	enable pin (MONEN). The PORSF bit does not disable or enable the VDD monitor circuit. It													
					reset source									
	Read:					occurs. This r	nay be due t	o a true powe	er-on reset c					
				-		memory shou	•	-						
			wing the res			•								
		0: So	urce of last	reset was no	t a power-on	or VDD mor	nitor reset.							
	<ul><li>0: Source of last reset was not a power-on or VDD monitor reset.</li><li>1: Source of last reset was a power-on or VDD monitor reset.</li></ul>													
	Note: V					t flags are in		e.						
Bit0:	PINRSI	F: HW	Pin Reset F	lag.		-								
	Write:	0: No	effect.											
		1: Fo	rces a Powe	r-On Reset.	/RST is drive	en low.								
	Read:	0: So	urce of prior	r reset was n	ot /RST pin.									
		1: So	urce of prior	r reset was /l	RST pin.									





#### Table 13.1. Reset Electrical Characteristics


-40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
/RST Output Low Voltage	$I_{OL} = 8.5 \text{ mA}, \text{VDD} = 2.7 \text{ V to } 3.6 \text{ V}$			0.6	V
/RST Input High Voltage		0.7 x VDD			V
/RST Input Low Voltage				0.3 x VDD	
/RST Input Leakage Current	/RST = 0.0 V		50		μΑ
VDD for /RST Output Valid		1.0			V
AV+ for /RST Output Valid		1.0			V
VDD POR Threshold (V <sub>RST</sub> )		2.40	2.55	2.70	V
Minimum /RST Low Time to Generate a System Reset		10			ns
Reset Time Delay	/RST rising edge after VDD crosses $V_{RST}$ threshold	80	100	120	ms
Missing Clock Detector Timeout	Time from last system clock to reset initiation	100	220	500	μs



### 14. OSCILLATORS

C8051F060/1/2/3 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled, disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 14.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 14.1.



#### Figure 14.1. Oscillator Diagram

#### 14.1. Programmable Internal Oscillator

All C8051F060/1/2/3 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by Figure 14.2, where  $f_{BASE}$  is the frequency of the internal oscillator following a reset,  $\Delta T$  is the change in internal oscillator period, and  $\Delta OSCICL$  is a change to the value held in register OSCICL.


OSCICL is factory calibrated to obtain a 24.5 MHz base frequency ( $f_{BASE}$ ).

Electrical specifications for the precision internal oscillator are given in Table 14.1. The programmed internal oscillator frequency must not exceed 25 MHz. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.

C8051F060/1/2/3



### Figure 14.2. OSCICL: Internal Oscillator Calibration Register



### Figure 14.3. OSCICN: Internal Oscillator Control Register

IOSCEN Bit7	Bit6	- Bit5	- Bit4	-	_	IFCN1	IECNIO	11000000			
Bit7	Bit6	Bit5	D:+4	-	-	IFUNI	IFCN0	11000000			
			DII4	Bit3	Bit2	Bit1	Bit0	4			
							SFR Address:	0x8A			
							SFR Page:	F			
D;+7.	IOSCEN: Into	rnal Ocaillat	or Enable P	;+							
Bit7: IOSCEN: Internal Oscillator Enable Bit 0: Internal Oscillator Disabled 1: Internal Oscillator Enabled											
Bit6:	IFRDY: Intern										
	0: Internal Oscillator not running at programmed frequency.										
	1: Internal Osc	cillator runn	ing at progra	ummed frequ	ency.						
Bits5-2:	Reserved.										
Bits1-0:	IFCN1-0: Inter	rnal Oscillat	or Frequenc	y Control Bi	ts						
	00: SYSCLK		-	•							
					•						
	01: SYSCLK derived from Internal Oscillator divided by 4. 10: SYSCLK derived from Internal Oscillator divided by 2.										
					•						
	11: SYSCLK	derived from	i internal Os	semator divid	led by 1.						



#### **Table 14.1. Internal Oscillator Electrical Characteristics**

-40 C to +85 C unless otherwise spectred							
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS		
Calibrated Internal Oscillator Frequency		24	24.5	25	MHz		
Internal Oscillator Supply Current (from VDD)	OSCICN.7 = 1		TBD		μΑ		

40°C to +85°C unless otherwise specified


#### 14.2. **External Oscillator Drive Circuit**

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 14.1. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 and/or XTAL1 pin(s) as shown in Option 2, 3, or 4 of Figure 14.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 14.5).

#### 14.3. System Clock Selection

The CLKSL bit in register CLKSEL selects which oscillator generates the system clock. CLKSL must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-thefly between the internal and external oscillator, so long as the selected oscillator is enabled and settled. The internal oscillator requires little start-up time, and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time.

Figure 14.4.	<b>CLKSEL:</b>	Oscillator	Clock	Selection	Register
I ISUI C I II II	CLIEDLL.	Obtimator	CIUCIA	Selection	Itesister



C8051F060/1/2/3



### Figure 14.5. OSCXCN: External Oscillator Control Register

R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Valu			
XTLVL	D XOSCMD2	XOSCMD1	XOSCMD0	-	XFCN2	XFCN	11 XFCN0	0000000			
Bit7	Bit6	Bit5	Bit4 E	Bit3	Bit2	Bit1	Bit0				
							SFR Addre SFR Pa				
Bit7:	XTLVLD: Cr	ystal Oscillat	or Valid Flag.								
	(Valid only w										
	0: Crystal Osc	cillator is unu	used or not yet stal	ble.							
	1: Crystal Osc	cillator is run	ning and stable.								
Bits6-4:			scillator Mode Bit	ts.							
	00x: External Oscillator circuit off.										
	010: External CMOS Clock Mode (External CMOS Clock input on XTAL1 pin).										
	011: External CMOS Clock Mode with divide by 2 stage (External CMOS Clock input on XTAL1										
	pin).										
			e with divide by 2	2 stage.							
	110: Crystal C										
	•		de with divide by	2 stage.							
Bit3:	Unused. Read			. 15							
Bits2-0:			ator Frequency Co	ontrol Bi	ts.						
	000-111: see t	able below:									
	XFCN		OSCMD = 11x)	×	OSCMD =	10x)	C (XOSCMD	· · ·			
	000		≤ 32kHz		$f \le 25 \text{kHz}$		K Factor =				
	001		$< f \le 84 kHz$		$ z < f \le 50 $		K Factor =				
	010	84kHz	< f ≤ 225kHz	50kH	$z < f \le 100$	kHz	K Factor =	= 7.7			
	011	225kHz	< f ≤ 590kHz	100kH	$Iz < f \le 200$	)kHz	K Factor =	= 22			
	100	590kHz	$< f \le 1.5 MHz$	200kH	$Iz < f \le 400$	)kHz	K Factor =	= 65			
	101	1.5MH	$z < f \le 4MHz$	400kH	$Iz < f \le 800$	)kHz	K Factor =	= 180			
	110	4MHz	< f ≤ 10MHz	800kF	$ z < f \le 1.6 $	MHz	K Factor =	= 664			
	111	10MHz	$< f \le 30 MHz$	1.6MF	$Iz < f \le 3.2$	MHz	K Factor =	1590			
			141.0		NG 11						
CRYSTA	L MODE (Cire Choose XFC)		atch crystal freque		$MD = \Pi x$	).					
	Choose XFCN DE (Circuit from	N value to ma	, Option 2; XOSC	ency. $CMD = 1$		).					
	Choose XFCN DE (Circuit fron Choose XFCN	N value to ma n Figure 14.1 N value to ma	atch crystal freque , Option 2; XOSC atch frequency rar	ency. $CMD = 1$		).					
	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$	N value to ma n Figure 14.1 N value to ma / <b>(R * C)</b> , wh	atch crystal freque , Option 2; XOSC atch frequency rar here	ency. $CMD = 1$		).					
	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$ f = frequency	N value to ma n Figure 14.1 N value to ma / ( <b>R</b> * <b>C</b> ), wh of oscillation	atch crystal freque , Option 2; XOSC atch frequency rar here	ency. $CMD = 1$		).					
	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor	N value to mathematical n Figure 14.1 N value to mathematical ( <b>R * C</b> ), which of oscillation value in pF	atch crystal freque , Option 2; XOSC atch frequency rar nere n in MHz	ency. $CMD = 1$		).					
	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$ f = frequency	N value to mathematical n Figure 14.1 N value to mathematical ( <b>R * C</b> ), which of oscillation value in pF	atch crystal freque , Option 2; XOSC atch frequency rar nere n in MHz	ency. $CMD = 1$		).					
RC MOI	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$ , f = frequency C = capacitor R = Pull-up re	N value to ma n Figure 14.1 N value to ma / ( <b>R</b> * <b>C</b> ), wh of oscillation value in pF esistor value	atch crystal freque , Option 2; XOSC atch frequency rar here h in MHz in kΩ	ency. CMD = 1 nge:	0x).	).					
RC MOI	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor R = Pull-up re	N value to ma n Figure 14.1 N value to ma / ( <b>R</b> * <b>C</b> ), wh of oscillation value in pF esistor value Figure 14.1,	atch crystal freque , Option 2; XOSC atch frequency rar here h in MHz in kΩ Option 3; XOSCM	ency. CMD = 1 nge: AD = 102	0x). x).	).					
RC MOI	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor R = Pull-up re E (Circuit from I Choose K Fac	N value to ma n Figure 14.1 N value to ma / ( <b>R</b> * <b>C</b> ), wh of oscillation value in pF esistor value Figure 14.1, etor (KF) for	atch crystal frequency, Option 2; XOSC atch frequency rar here n in MHz in kΩ Option 3; XOSCM the oscillation fre	ency. CMD = 1 nge: AD = 102	0x). x).	).					
RC MOI	Choose XFCN DE (Circuit from Choose XFCN $f = 1.23(10^3)$ f = frequency C = capacitor R = Pull-up re	N value to ma n Figure 14.1 N value to ma / ( <b>R</b> * <b>C</b> ), wh of oscillation value in pF esistor value Figure 14.1, for (KF) for <b>VDD</b> , when	atch crystal freque , Option 2; XOSC atch frequency rar nere n in MHz in kΩ Option 3; XOSCN the oscillation fre e	ency. CMD = 1 nge: AD = 102	0x). x).	).					



### 14.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in Figure 14.5 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is enabled, the oscillator amplitude detection circuit requires a settle time to achieve proper bias. Introducing a blanking interval of at least 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

Step 1. Enable the external oscillator. Step 2. Wait at least1 ms. Step 3. Poll for XTLVLD => '1'.

Step 4. Switch the system clock to the external oscillator.

**Important Note on External Crystals:** Crystal oscillator circuits are quite sensitive to PCB layout and external noise. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference. Crystal loading capacitors should be referenced to AGND.

#### 14.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let  $R = 246 \text{ k}\Omega$  and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 * 50] = 0.1 MHz = 100 kHz$ 

Referring to the table in Figure 14.5, the required XFCN setting is 010.

#### **14.6.** External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 14.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD = 3.0 V and C = 50 pF:

f = KF / (C \* VDD) = KF / (50 \* 3)f = KF / 150

If a frequency of roughly 50 kHz is desired, select the K Factor from the table in Figure 14.5 as KF = 7.7:

f = 7.7 / 150 = 0.051 MHz, or 51 kHz

Therefore, the XFCN value to use in this example is 010.





Notes



### **15. FLASH MEMORY**

The C8051F060/1/2/3 family includes 64k + 128 bytes of on-chip, reprogrammable FLASH memory for program code and non-volatile data storage. The FLASH memory can be programmed in-system, a single byte at a time, through the JTAG interface or by software using the MOVX write instructions. Once cleared to logic 0, a FLASH bit must be erased to set it back to logic 1. The bytes would typically be erased (set to 0xFF) before being reprogrammed. FLASH write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. The CPU is stalled during write/erase operations while the device peripherals remain active. Interrupts that occur during FLASH write/eraee operations are held, and are then serviced in their priority order once the FLASH operation has completed. Refer to Table 15.1 for the electrical characteristics of the FLASH memory.

#### **15.1.** Programming The Flash Memory

The simplest means of programming the FLASH memory is through the JTAG interface using programming tools provided by Cygnal or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program FLASH memory, see Section "25. JTAG (IEEE 1149.1)" on page 301.

The FLASH memory can be programmed from software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to FLASH memory using MOVX, FLASH write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. This directs the MOVX writes to FLASH memory instead of to XRAM, which is the default target. The PSWE bit remains set until cleared by software. To avoid errant FLASH writes, it is recommended that interrupts be disabled while the PSWE bit is logic 1.

FLASH memory is read using the MOVC instruction. MOVX reads are always directed to XRAM, regardless of the state of PSWE.

<u>NOTE</u>: To ensure the integrity of FLASH memory contents, it is strongly recommended that the on-chip VDD monitor be enabled by connecting the VDD monitor enable pin (MONEN) to VDD in any system that writes and/or erases FLASH memory from software. See "RESET SOURCES" on page 155 for more information.

A write to FLASH memory can clear bits but cannot set them; only an erase operation can set bits in FLASH. A byte location to be programmed must be erased before a new value can be written. The 64k byte FLASH memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). The following steps illustrate the algorithm for programming FLASH from user software.

- Step 1. Disable interrupts.
- Step 2. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
- Step 3. Set PSEE (PSCTL.1) to enable FLASH erases.
- Step 4. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
- Step 5. Use the MOVX command to write a data byte to any location within the 512-byte page to be erased.
- Step 6. Clear PSEE to disable FLASH erases
- Step 7. Use the MOVX command to write a data byte to the desired byte location within the erased 512-byte page. Repeat this step until all desired bytes are written (within the target page).
- Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 9. Re-enable interrupts.





Write/Erase timing is automatically controlled by hardware. Note that code execution in the 8051 is stalled while the FLASH is being programmed or erased.

Table 15.1. FLASH Electric	al Chara	cteristics	
CONDITIONS	MIN		3.6

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Endurance		20k	100k		Erase/Write
Erase Cycle Time		10	12	14	ms
Write Cycle Time		40	50	60	μs



#### 15.2. Non-volatile Data Storage

The FLASH memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction (as described in the previous section) and read using the MOVC instruction.

An additional 128-byte sector of FLASH memory is included for non-volatile data storage. Its smaller sector size makes it particularly well suited as general purpose, non-volatile scratchpad memory. Even though FLASH memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facilitates updating data without wasting program memory or RAM space. The 128-byte sector is double-mapped over the 64k byte FLASH memory; its address ranges from 0x00 to 0x7F (see Figure 15.1). To access this 128-byte sector, the SFLE bit in PSCTL must be set to logic 1. Code execution from this 128-byte scratchpad sector is not permitted.

#### 15.3. Security Options


The CIP-51 provides security options to protect the FLASH memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and the Program Store Erase Enable (PSCTL.1) bits protect the FLASH memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can write or erase the FLASH memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0xFBFE and 0xFBFF protect the FLASH program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 8k-byte block of memory. Clearing a bit to logic 0 in a Read Lock Byte prevents the corresponding block of FLASH memory from being read across the JTAG interface. Clearing a bit in the Write/Erase Lock Byte protects the block from JTAG erasures and/or writes.

The Read Lock Byte is at location 0xFBFF. The Write/Erase Lock Byte is located at 0xFBFE. Figure 15.1 shows the location and bit definitions of the security bytes. The 512-byte sector containing the lock bytes can be written to, but not erased by software. An attempted read of a read-locked byte returns undefined data. Debugging code in a read-locked sector is not possible through the JTAG interface. Note: To ensure protection from external access, the block containing the lock bytes (0xFA00-0xFBFF) must be write/erase locked by clearing the MSB of byte 0xFBFE.

C8051F060/1/2/3





The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. Important Note: The only means of removing a lock once the MSB of the write/erase security byte is set is to erase the entire program memory space by performing a JTAG erase operation (i.e. cannot be done in user firmware). Addressing either security byte while performing a JTAG erase operation will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via JTAG. If a non-security byte in the 0xFA00-0xFBFF page is addressed during the JTAG erase sure, only that page (including the security bytes) will be erased.

The FLASH Access Limit security feature (see Figure 15.1) protects proprietary program code and data from being read by software running on the C8051F060/1/2/3. This feature provides support for OEMs that wish to program the




MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x0000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will always return a data value of 0x00.) Software running in the lower partition is both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the value-added firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the FLASH Access Register. The 16-bit SRL address is calculated as 0xNN00, where NN is the contents of the SRL Security Register. Thus, the SRL can be located on 256-byte boundaries anywhere in program memory space. However, the 512-byte erase sector size essentially requires that a 512 boundary be used. The contents of a non-initialized SRL security byte is 0x00, thereby setting the SRL address to 0x0000 and allowing read access to all locations in program memory space by default.

#### Figure 15.2. FLACL: FLASH Access Limit



C8051F060/1/2/3



### Figure 15.3. FLSCL: FLASH Memory Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
FOSE	FRAE	Reserved	Reserved	Reserved	Reserved	Reserved	FLWE	1000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
	SFR Address: 0xB7											
	SFR Page: 0											
Bit 7: FOSE: FLASH One-Shot Timer Enable												
Dir		This is the timer that turns off the sense amps after a FLASH read.										
		0: FLASH One-Shot Timer disabled.										
	1: FLASH Or	ne-Shot Time	r enabled (re	ecommended	setting.)							
Bit 6:	FRAE: FLAS		<b>`</b>		0,							
	0: FLASH rea		•	ecommended	setting.).							
	1: FLASH rea		• •		Ċ,							
Bits 5-1:	RESERVED.	Read $= 0000$	0b. Must W	rite 00000b.								
Bit 0:	FLWE: FLAS	SH Write/Era	se Enable									
	This bit must	be set to allo	w FLASH w	vrites/erases	from user so	ftware.						
	0: FLASH wr	ites/erases d	isabled.									
	1: FLASH wr	ites/erases er	nabled.									



### Figure 15.4. PSCTL: Program Store Read/Write Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	-	-	-	SFLE	PSEE	PSWE	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
							SFR Address: SFR Page:					
Bits 7-3:	UNUSED. Re	ad = 00000b	o, Write = do	n't care.								
Bit 2:	SFLE: Scratchpad FLASH Memory Access Enable											
	When this bit is set, FLASH MOVC reads and writes from user software are directed to the 128-byte											
	Scratchpad FLASH sector. When SFLE is set to logic 1, FLASH accesses out of the address range											
	0x00-0x7F should not be attempted. Reads/Writes out of this range will yield undefined results.											
	0: FLASH access from user software directed to the 64k byte Program/Data FLASH sector.											
	1: FLASH access from user software directed to the 128 byte Scratchpad sector.											
Bit 1:	PSEE: Program Store Erase Enable.											
	Setting this bit allows an entire page of the FLASH program memory to be erased provided the											
	PSWE bit is also set. After setting this bit, a write to FLASH memory using the MOVX instruction											
	will erase the entire page that contains the location addressed by the MOVX instruction. The value of											
	the data byte written does not matter. Note: The FLASH page containing the Read Lock Byte and											
	Write/Erase Lock Byte cannot be erased by software.											
	0: FLASH program memory erasure disabled.											
	1: FLASH program memory erasure enabled.											
Bit 0:	PSWE: Progra											
	Setting this bit allows writing a byte of data to the FLASH program memory using the MOVX write											
	instruction. Th			-	-							
	0: Write to FL		•		-	-						
	1: Write to FLASH program memory enabled. MOVX write operations target FLASH memory.											





Notes



### 16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM

The C8051F060/1/2/3 MCUs include 4k bytes of on-chip RAM mapped into the external data memory space (XRAM). In addition, the C8051F060/2 include an External Data Memory Interface which can be used to access offchip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN, shown in Figure 16.1). Note: the MOVX instruction can also be used for writing to the FLASH memory. See Section **"15. FLASH MEMORY" on page 167** for details. The MOVX instruction accesses XRAM by default.

#### 16.1. Accessing XRAM

The XRAM memory space (both internal and external) is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read or written. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

#### 16.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOV	DPTR, #1234h	; load DPTR with 16-bit address to read (0x1234	)
MOVX	A, @DPTR	; load contents of 0x1234 into accumulator A	

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

#### 16.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

MOV	EMIOCN, #12h	; load high byte of address into EMIOCN
MOV	R0, #34h	; load low byte of address into R0 (or R1)
MOVX	a, @R0	; load contents of 0x1234 into accumulator A

Preliminary

C8051F060/1/2/3



#### 16.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of four steps:

1. Enable the EMIF on the High Ports (P7, P6, P5, and P4).

2. Configure the Output Modes of the port pins as either push-pull or open-drain (push-pull is most common).

- 3. Configure Port latches to "park" the EMIF pins in a dormant state (usually by setting them to logic '1').
- 4. Select Multiplexed mode or Non-multiplexed mode.

5. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).

6. Set up timing to interface with off-chip memory or peripherals.

Each of these four steps is explained in detail in the following sections. The Port enable bit, Multiplexed mode selection, and Mode bits are located in the EMIOCF register shown in Figure 16.2.

#### **16.3.** Port Selection and Configuration

When enabled, the External Memory Interface appears on Ports 7, 6, 5, and 4 in non-multiplexed mode, or Ports 7, 6, and 4 in multiplexed mode.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches. See Section "17. PORT INPUT/OUTPUT" on page 191 for more information about the Port operation and configuration. The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state, most commonly by setting them to a logic 1.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. See Section "17. PORT INPUT/OUTPUT" on page 191 for more information about Port output mode configuration.



### Figure 16.1. EMI0CN: External Memory Interface Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
PGSEL7	PGSEL6	PGSEL5	PGSEL4	PGSEL3	PGSEL2	PGSEL1	PGSEL0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-		
SFR Address: 0xA2 SFR Page: 0										
T u 0 0  0	PGSEL[7:0]: The XRAM P sing an 8-bit (x00: 0x0000 (x01: 0x0100 xFE: 0xFE0 (xFF: 0xFF0)	Page Select E MOVX con to 0x00FF to 0x01FF 0 to 0xFEFF	its provide t mand, effec	he high byte			•	ldress when		

### Figure 16.2. EMI0CF: External Memory Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	-	PRTSEL	EMD2	EMD1	EMD0	EALE1	EALE0	00000011	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	4	
	SFR Address: 0xA3								
							SFR Page:	0	
Bits7-6:	Unused. Read	l = 00b. Writ	e = don't cai	e.					
Bit5:	PRTSEL: EMIF Port Select.								
	0: EMIF not mapped to port pins.								
	1: EMIF active on P4-P7.								
Bit4:	EMD2: EMIF Multiplex Mode Select.								
	0: EMIF operates in multiplexed address/data mode.								
	1: EMIF operates in non-multiplexed mode (separate address and data pins).								
Bits3-2:	EMD1-0: EMIF Operating Mode Select.								
	These bits control the operating mode of the External Memory Interface.								
	00: Internal Only: MOVX accesses on-chip XRAM only. All effective addresses alias to on-chip								
	memory space. 01: Split Mode without Bank Select: Accesses below the 4k boundary are directed on-chip. Accesses								
	above the 4k boundary are directed off-chip. 8-bit off-chip MOVX operations use the current contents								
	of the Address High port latches to resolve upper address byte. Note that in order to access off-chip								
	space, EMIOCN must be set to a page that is not contained in the on-chip address space.								
	10: Split Mode with Bank Select: Accesses below the 4k boundary are directed on-chip. Accesses								
	above the 4k boundary are directed off-chip. 8-bit off-chip MOVX operations use the contents of								
	EMI0CN to determine the high-byte of the address.								
	11: External Only: MOVX accesses off-chip XRAM only. On-chip XRAM is not visible to the CPU.								
Bits1-0:	EALE1-0: ALE Pulse-Width Select Bits (only has effect when $EMD2 = 0$ ).								
	00: ALE high and ALE low pulse width = 1 SYSCLK cycle.								
	<ul><li>01: ALE high and ALE low pulse width = 2 SYSCLK cycles.</li><li>10: ALE high and ALE low pulse width = 3 SYSCLK cycles.</li></ul>								
	U				•				
	11: ALE high	and ALE IO	w puise widt	n = 4.5  Y SC	LK cycles.				

C8051F060/1/2/3



#### 16.4. Multiplexed and Non-multiplexed Selection


The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMI0CF.4) bit.

#### 16.4.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: AD[7:0]. In this mode, an external latch (74HC373 or equivalent logic gate) is used to hold the lower 8-bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 16.3.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8-bits of the Address Bus are presented to AD[7:0]. During this phase, the address latch is configured such that the 'Q' outputs reflect the states of the 'D' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the AD[7:0] port at the time /RD or / WR is asserted.

See Section "16.6.2. Multiplexed Mode" on page 186 for more information.




#### Figure 16.3. Multiplexed Configuration Example



#### 16.4.2. Non-multiplexed Configuration

In Non-multiplexed mode, the Data Bus and the Address Bus pins are not shared. An example of a Non-multiplexed Configuration is shown in Figure 16.4. See Section "16.6.1. Non-multiplexed Mode" on page 183 for more information about Non-multiplexed operation.



#### Figure 16.4. Non-multiplexed Configuration Example

C8051F060/1/2/3



#### 16.5. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 16.5, based on the EMIF Mode bits in the EMIOCF register (Figure 16.2). These modes are summarized below. More information about the different modes can be found in Section "16.6. Timing" on page 182.

#### 16.5.1. Internal XRAM Only


When EMI0CF.[3:2] are set to '00', all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 4k boundaries. As an example, the addresses 0x1000 and 0x2000 both evaluate to address 0x0000 in on-chip XRAM space.

- 8-bit MOVX operations use the contents of EMI0CN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
- 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.

#### 16.5.2. Split Mode without Bank Select

When EMI0CF.[3:2] are set to '01', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 4k boundary will access on-chip XRAM space.
- Effective addresses beyond the 4k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or offchip. However, in the "No Bank Select" mode, an 8-bit MOVX operation will not drive the upper 8-bits A[15:8] of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and unlike 8-bit MOVX operations, the full 16-bits of the Address Bus A[15:0] are driven during the offchip transaction.



#### Figure 16.5. EMIF Operating Modes



#### 16.5.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 4k boundary will access on-chip XRAM space.
- Effective addresses beyond the 4k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or offchip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

#### 16.5.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the 4k boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

C8051F060/1/2/3



#### 16.6. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, /RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in Figure 16.6, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 for /ALE + 1 for /RD or /WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset.

Table 16.1 lists the AC parameters for the External Memory Interface, and Figure 16.7 through Figure 16.12 show the timing diagrams for the different External Memory Interface modes and MOVX operations.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
EAS1	EAS0	ERW3	EWR2	EWR1	EWR0	EAH1	EAH0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	4
							SFR Address SFR Page	
Bits7-6:	EAS1-0: EMI	F Address S	etup Time B	its.				
	00: Address s	etup time = (	) SYSCLK c	ycles.				
	01: Address s	etup time =	l SYSCLK c	ycle.				
	10: Address s	etup time = 2	2 SYSCLK c	ycles.				
	11: Address se	etup time = 3	3 SYSCLK c	ycles.				
Bits5-2:	EWR3-0: EM	IF /WR and	/RD Pulse-W	Vidth Contro	l Bits.			
	0000: /WR an	d /RD pulse	width = $1 S$	YSCLK cycl	e.			
	0001: /WR an	d /RD pulse	width = $2 S^{2}$	YSCLK cycl	es.			
	0010: /WR an	d /RD pulse	width = $3 S^{2}$	YSCLK cycl	es.			
	0011: /WR an	d /RD pulse	width = $4 S^{2}$	YSCLK cycl	es.			
	0100: /WR an	d /RD pulse	width = $5 S^{2}$	YSCLK cycl	es.			
	0101: /WR an	d /RD pulse	width = $6 S^{2}$	YSCLK cycl	es.			
	0110: /WR an	d /RD pulse	width = $7 S^{\circ}$	YSCLK cycl	es.			
	0111: /WR an	d /RD pulse	width = $8 S$	YSCLK cycl	es.			
	1000: /WR an	d /RD pulse	width = $9 S$	YSCLK cycl	es.			
	1001: /WR an							
	1010: /WR an	d /RD pulse	width = $11$ S	SYSCLK cyc	eles.			
	1011: /WR an	d /RD pulse	width = $12$ S	SYSCLK cyc	eles.			
	1100: /WR an	d /RD pulse	width = $13$ S	SYSCLK cyc	eles.			
	1101: /WR an	d /RD pulse	width = $14$ S	SYSCLK cyc	eles.			
	1110: /WR an	d /RD pulse	width = $15 $ S	SYSCLK cyc	eles.			
	1111: /WR an	d /RD pulse	width = $16 S$	SYSCLK cyc	les.			
Bits1-0:	EAH1-0: EM	IF Address H	Iold Time B	its.				
	00: Address h	old time $= 0$	SYSCLK cy	vcles.				
	01: Address h	old time = 1	SYSCLK cy	/cle.				
	10: Address h	old time $= 2$	SYSCLK cy	/cles.				
	11: Address h	old time $= 3$	SYSCLK cy	veles.				

#### Figure 16.6. EMI0TC: External Memory Timing Control


C8051F060/1/2/3



#### 16.6.1. Non-multiplexed Mode

16.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'.

#### Figure 16.7. Non-multiplexed 16-bit MOVX Timing



C8051F060/1/2/3




P4.6

P4.7

16.6.1.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.

#### Figure 16.8. Non-multiplexed 8-bit MOVX without Bank Select Timing



/RD

/WR

P4.6


P4.7

C8051F060/1/2/3



#### 16.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'.

#### Figure 16.9. Non-multiplexed 8-bit MOVX with Bank Select Timing




C8051F060/1/2/3



#### 16.6.2. Multiplexed Mode

#### 16.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'.


#### Figure 16.10. Multiplexed 16-bit MOVX Timing





16.6.2.2. 8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'.

#### Figure 16.11. Multiplexed 8-bit MOVX without Bank Select Timing




Muxed 8-bit WRITE Without Bank Select

C8051F060/1/2/3



#### 16.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'.

#### Figure 16.12. Multiplexed 8-bit MOVX with Bank Select Timing



Muxed 8-bit WRITE with Bank Select



PARAMETER	DESCRIPTION	MIN	MAX	UNITS
T <sub>SYSCLK</sub>	System Clock Period	40		ns
T <sub>ACS</sub>	Address / Control Setup Time	0	3*T <sub>SYSCLK</sub>	ns
T <sub>ACW</sub>	Address / Control Pulse Width	1*T <sub>SYSCLK</sub>	16*T <sub>SYSCLK</sub>	ns
T <sub>ACH</sub>	Address / Control Hold Time	0	3*T <sub>SYSCLK</sub>	ns
T <sub>ALEH</sub>	Address Latch Enable High Time	1*T <sub>SYSCLK</sub>	4*T <sub>SYSCLK</sub>	ns
T <sub>ALEL</sub>	Address Latch Enable Low Time	1*T <sub>SYSCLK</sub>	4*T <sub>SYSCLK</sub>	ns
T <sub>WDS</sub>	Write Data Setup Time	1*T <sub>SYSCLK</sub>	19*T <sub>SYSCLK</sub>	ns
T <sub>WDH</sub>	Write Data Hold Time	0	3*T <sub>SYSCLK</sub>	ns
T <sub>RDS</sub>	Read Data Setup Time	20		ns
T <sub>RDH</sub>	Read Data Hold Time	0		ns

#### Table 16.1. AC Parameters for External Memory Interface






Notes



#### **17. PORT INPUT/OUTPUT**

The C8051F06x family of devices are fully integrated mixed-signal System on a Chip MCUs with 59 digital I/O pins (C8051F060/2) or 24 digital I/O pins (C8051F061/3), organized as 8-bit Ports. All ports are both bit- and byteaddressable through their corresponding Port Data registers. All Port pins support configurable Open-Drain or Push-Pull output modes and weak pull-ups. Additionally, Port 0 pins are 5 V-tolerant. A block diagram of the Port I/O cell is shown in Figure 17.1. Complete Electrical Specifications for the Port I/O pins are given in Table 17.1.





#### Table 17.1. Port I/O DC Electrical Characteristics

VDD = 2.7 V to 3.6 V, -40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage (V <sub>OH</sub> )	I <sub>OH</sub> = -3 mA, Port I/O Push-Pull	VDD - 0.7			V
	$I_{OH} = -10 \ \mu A$ , Port I/O Push-Pull	VDD - 0.1			
Output Low Voltage (V <sub>OL</sub> )	$I_{OL} = 8.5 \text{ mA}$			0.6	V
Output Low Voltage (V <sub>OL</sub> )	$I_{OL} = 10 \ \mu A$			0.1	
Input High Voltage (VIH)		0.7 x VDD			
Input Low Voltage (VIL)				0.3 x VDD	
Input Leakage Current	DGND < Port Pin < VDD, Pin Tri-state				μA
	Weak Pull-up Off			± 1	
	Weak Pull-up On		10		
Input Capacitance			5		pF






The C8051F06x family of devices have a wide array of digital resources which are available through the four lower I/ O Ports: P0, P1, P2, and (on the C8051F060/2) P3. Each of the pins on P0, P1, P2, and P3, can be defined as a General-Purpose I/O (GPIO) pin or can be controlled by a digital peripheral or function (like UART0 or /INT1 for example), as shown in Figure 17.2. The system designer controls which digital functions are assigned pins, limited only by the number of pins available. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read from its associated Data register regardless of whether that pin has been assigned to a digital peripheral or behaves as GPIO. The Port pins on Ports 1, and 2 can be used as Analog Inputs to ADC2 or the Analog Voltage Comparators, respectively

An External Memory Interface which is active during the execution of a MOVX instruction whose target address resides in off-chip memory can be active on either the lower Ports or the upper Ports. See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 175 for more information about the External Memory Interface.

The upper Ports (available on C8051F060/2) can be byte-accessed as GPIO pins.



#### Figure 17.2. Port I/O Functional Block Diagram



#### 17.1. Ports 0 through 3 and the Priority Crossbar Decoder

The Priority Crossbar Decoder, or "Crossbar", allocates and assigns Port pins on Port 0 through Port 3 to the digital peripherals (UARTs, SMBus, PCA, Timers, etc.) on the device using a priority order. The Port pins are allocated in order starting with P0.0 and continue through P3.7 (on the C8051F060/2) or P2.7 (on the C8051F061/3) if necessary. The digital peripherals are assigned Port pins in a priority order which is listed in Figure 17.3, with UART0 having the highest priority and CNVSTR2 having the lowest priority.

#### 17.1.1. Crossbar Pin Assignment and Allocation

The Crossbar assigns Port pins to a peripheral if the corresponding enable bits of the peripheral are set to a logic 1 in the Crossbar configuration registers XBR0, XBR1, XBR2, and XBR3, shown in Figure 17.5, Figure 17.6, Figure 17.7, and Figure 17.8. For example, if the UART0EN bit (XBR0.2) is set to a logic 1, the TX0 and RX0 pins will be mapped to P0.0 and P0.1 respectively. Because UART0 has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UART0EN is set to a logic 1. If a digital peripheral's enable bits are not set to a logic 1, then its ports are not accessible at the Port pins of the device. Also note that the Crossbar assigns pins to all

#### P0 Р1 P2 **P**3 Crossbar Register Bits PIN I/O 3 4 0 1 2 5 2 3 4 5 6 3 4 ТХ0 • UARTOEN: XBR0.2 RX0 SCK MISO SPI0EN: XBR0.1 MOSI NSS NSS is not assigned to a port pin when the SPI is placed in 3-wire mode SDA SMB0EN: XBR0.0 SCL TX1 UART1EN: XBR2.2 RX1 CEX0 CEX1 CEX2 PCA0ME: XBR0.[5:3] CEX3 CEX4 CEX5 ECIOE: XBR0.6 ECI • . • . . CP0 CP0E: XBR0.7 CP1 CP1E: XBR1.0 . CP2 CP2E: XBR3.3 • • • • то • . . . . . • . . • • . T0E: XBR1.1 . • . /INT0 INT0E: XBR1.2 • . . . . . . . • . . . . T1E: XBR1.3 T1 • . . . • . . . . . • . /INT1 INT1E: XBR1.4 • • • . • . . . • • . • . • T2E: XBR1.5 Т2 • • • • • • • . • • • • • • • • T2EX T2EXE: XBR1.6 • • . • . . • • . • . • • T3E: XBR3.0 тз • • • • • • • • • • • • • • . . • • тзех • • • • • • T3EXE: XBR3.1 • • . • . • • • • • • • . . . . . • T4E: XBR2.3 т4 • • • • • ٠ • • • • • • • • • • • • • • • . . . • T4EXE: XBR2.4 T4EX • • • . • . . • • . • • • • • . . • . • • • . /SYSCLK • • • SYSCKE: XBR1.7 • • • . . • . • . • . . . . • • • CNVSTE2: XBR3.2 CNVSTR2 • • • • ۲ • • ۲ • ۲ • • • • • ۲ • • • • • • • • AIN2.3 AIN2.0 **AIN2.2** AIN2.4 AIN2.5 AIN2.6 AIN2.7 AIN2. CP1-CP24 CP2-CPO PO-GP1

#### Figure 17.3. Priority Crossbar Decode Table





associated functions when the SMBus, UART0 or UART1 are selected (i.e. SMBus, SPI, UART). It would be impossible, for example, to assign TX0 to a Port pin without assigning RX0 as well. The SPI can operate in 3 or 4-wire mode (with or without NSS). Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 17.9, Figure 17.11, Figure 17.14, and Figure 17.17), a set of SFR's which are both byte- and bit-addressable. The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on the states of these pins.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically configured in the initialization code of the system before the peripherals themselves are configured. Once configured, the Crossbar registers are typically left alone.

Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar registers and other registers which can affect the device pinout are being written.

The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these pins.

#### 17.1.2. Configuring the Output Modes of the Port Pins

The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1.

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on an SMBus connection).

The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnMDOUT registers (See Figure 17.10, Figure 17.13, Figure 17.16, and Figure 17.18). For example, a logic 1 in P3MDOUT.7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT.7 will configure the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.

The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.



#### 17.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT.7 to a logic 0 and P3.7 to a logic 1.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

#### 17.1.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 k $\Omega$ ) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pull-up device. The weak pull-up device can also be explicitly disabled on a Port 1 pin by configuring the pin as an Analog Input, as described below.

#### 17.1.5. Configuring Port 1 and 2 pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX and the pins on Port 2 can serve as analog inputs to the Comparators. A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

- 1. Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near VDD / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
- 2. Disables the weak pull-up device on the pin.
- 3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated PnMDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to ADC2 or the Comparators, however, it is strongly recommended. See the analog peripheral's corresponding section in this datasheet for further information.

C8051F060/1/2/3



#### 17.1.6. Crossbar Pin Assignment Example

In this example (Figure 17.4), we configure the Crossbar to allocate Port pins for UART0, the SMBus, all 6 PCA modules, /INT0, and /INT1 (12 pins total). Additionally, we configure P1.2, P1.3, and P1.4 for Analog Input mode so that the voltages at these pins can be measured by ADC2. The configuration steps are as follows:

XBR0, XBR1, and XBR2 are set such that UART0EN = 1, SMB0EN = 1, PCA0ME = '110', INT0E = 1, and INT1E = 1. Thus: XBR0 = 0x3D, XBR1 = 0x14, and XBR2 = 0x40.

1. We configure the desired Port 1 pins to Analog Input mode by setting P1MDIN to 0xE3 (P1.4, P1.3, and P1.2 are Analog Inputs, so their associated P1MDIN bits are set to logic 0).

2. We enable the Crossbar by setting XBARE = 1: XBR2 = 0x40.

- UART0 has the highest priority, so P0.0 is assigned to TX0, and P0.1 is assigned to RX0.
- The SMBus is next in priority order, so P0.2 is assigned to SDA, and P0.3 is assigned to SCL.
- PCA0 is next in priority order, so P0.4 through P1.1 are assigned to CEX0 through CEX5
- P1MDIN is set to 0xE3, which configures P1.2, P1.3, and P1.4 as Analog Inputs, causing the Crossbar to skip these pins.
- /INT0 is next in priority order, so it is assigned to the next non-skipped pin, which is P1.5.
- /INT1 is next in priority order, so it is assigned to P1.6.

3. We set the UART0 TX pin (TX0, P0.0) output and the CEX0-3 outputs to Push-Pull by setting POMDOUT = 0xF1.

4. We explicitly disable the output drivers on the 3 Analog Input pins by setting the corresponding bits in the P1MDOUT register to '0', and in P1 to '1'. Additionally, the CEX5-4 output pins are set to Push-Pull mode. Therefore, P1MDOUT = 0x03 (configure unused pins to Open-Drain) and P1 = 0xFF (a logic 1 selects the high-impedance state).



C8051F060/1/2/3

#### Figure 17.4. Crossbar Example:

#### (P1MDIN = 0xE3; XBR0 = 0x3D; XBR1 = 0x14; XBR2 = 0x40)

				Р	0							Р	1							Р	2							I	•3				Crossbar Register Bits
PIN I/O	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	broodball Hogholor Brio
ТХО	•																																UART0EN: XBR0.2
RX0		٠																															SARTOLIN. XBROLE
SCK																																	
MISO																																	SPI0EN: XBR0.1
MOSI																																	OF FOLIN, XBRO.T
NSS																																	
SDA			٠																														SMB0EN: XBR0.0
SCL				٠																													SINDUEN: XBRU.U
TX1																																	UART1EN: XBR2.2
RX1																																	OATT LIT. ADITLL
CEX0					•																												
CEX1						٠																											
CEX2							•																										PCA0ME: XBR0.[5:3]
CEX3								٠																									PCAUME: ABRU.[J.J]
CEX4									٠																								
CEX5										•																							
ECI																																	ECI0E: XBR0.6
CP0																																	CP0E: XBR0.7
CP1																																	CP1E: XBR1.0
CP2																																	CP2E: XBR3.3
Т0																																	T0E: XBR1.1
/INT0														٠																			INT0E: XBR1.2
Τ1																																	T1E: XBR1.3
/INT1															٠																		INT1E: XBR1.4
T2																																	T2E: XBR1.5
T2EX																																	T2EXE: XBR1.6
Т3																																	T3E: XBR3.0
T3EX																																	T3EXE: XBR3.1
Τ4																							•		٠								T4E: XBR2.3
T4EX																																	T4EXE: XBR2.4
/SYSCLK																			•					•	٠	•					•		SYSCKE: XBR1.7
CNVSTR2																									٠		•		•	•			CNVSTE2: XBR3.2
									2.0	2.1	2.2	2.3	2.4	2.5	2.6	2.7			+		+	2.	t										
									AIN2.0	AIN2.1	AIN2.2	AIN2.3	AIN2.4	AIN2.5	AIN2.0	AIN2.			CP1+	CP1-	CP2+	CP2-	CP0+	CP0-									

C8051F060/1/2/3



Figure 17.5. XBR0	• Port I/O	Crossbar	Register 0
riguit 17.5. ADIN		CIUSSDAI	Register 0

CP0EECI0EPCA0MEUART0ENSPI0ENSMB0EN00000Bit7Bit6Bit5Bit4Bit3Bit2Bit1Bit0SFR Address: 0xE1Bit7:CP0E: Comparator 0 Output Enable Bit. 0: CP0 unavailable at Port pin. 1: CP0 routed to Port pin.SFR Page: FBit6:ECI0E: PCA0 External Counter Input Enable Bit. 0: PCA0 External Counter Input enable Bit. 0: PCA0 External Counter Input unavailable at Port pin. 1: PCA0 External Counter Input (ECI0) routed to Port pin.Bit55-3:PCA0ME: PCA0 Module I/O Enable Bits. 000: All PCA0 I/O unavailable at port pins. 001: CEX0 routed to port pin.010: CEX0, CEX1 routed to 2 port pins. 101: CEX0, CEX1, CeX2, and CEX3 routed to 4 port pins. 101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX5 routed to 6 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX5 routed to 6 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX5 routed to 6 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX5 routed to 6 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX5 routed to 6 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX5 routed to 6 port pins. 110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.Bit1:SPI0EN: UART0 I/O Enable Bit. 0: UART0 I/O unavailable at Port pins. 1: UART0 TX routed to P0.0, and RX routed to P0.1.Bit1:SPI0 Bus I/O Enable Bit. 0: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.Bit0:SMBus0 I/O unavailable at Port pins. 1: SMBus0 SDA and SCL routed to 2 Port pins.	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
<ul> <li>SFR Address: 0xE1 SFR Page: F</li> <li>Bit7: CP0E: Comparator 0 Output Enable Bit. 0: CP0 unavailable at Port pin. 1: CP0 routed to Port pin.</li> <li>Bit6: ECI0E: PCA0 External Counter Input Enable Bit. 0: PCA0 External Counter Input unavailable at Port pin. 1: PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>Bits5-3: PCA0ME: PCA0 Module I/O Enable Bits. 000: All PCA0 I/O unavailable at port pins. 001: CEX0 routed to port pin. 010: CEX0, CEX1, routed to 2 port pins. 011: CEX0, CEX1, routed to 2 port pins. 100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins. 101: CEX0, CEX1, CEX2, and CEX3 routed to 5 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins. 110: CEX0, CEX1, CEX2, CEX3, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit. 0: UART0 I/O unavailable at Port pins. 1: UART0 I/O unavailable at Port pins. 1: UART0 I/O unavailable Bit. 0: SPI0 I/O unavailable at Port pins. 1: UART0 I/O unavailable at Port pins. 1: UART0 I/O unavailable at Port pins. 1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> </ul>	CP0E	ECI0E		<b>PCA0ME</b>		UART0EN	<b>SPI0EN</b>	SMB0EN	0000000
<ul> <li>SFR Page: F</li> <li>Bit7: CP0E: Comparator 0 Output Enable Bit. 0: CP0 unavailable at Port pin. 1: CP0 routed to Port pin.</li> <li>Bit6: ECIOE: PCA0 External Counter Input Enable Bit. 0: PCA0 External Counter Input unavailable at Port pin. 1: PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>Bit55-3: PCA0ME: PCA0 Module I/O Enable Bits. 000: All PCA0 I/O unavailable at port pins. 001: CEX0 routed to port pin. 010: CEX0, CEX1 routed to 2 port pins. 011: CEX0, CEX1, and CEX2 routed to 3 port pins. 100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins. 101: CEX0, CEX1, CEX2, and CEX3 routed to 5 port pins. 101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins. 101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit. 0: UART0 I/O unavailable at Port pins. 1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit. 0: SPI0 I/O unavailable at Port pins. 4-wire mode: 1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> </ul>	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
<ul> <li>b) CP0 unavailable at Port pin.</li> <li>b) CP0 outed to Port pin.</li> <li>b) Bit6: ECI0E: PCA0 External Counter Input Enable Bit.</li> <li>b) O: PCA0 External Counter Input unavailable at Port pin.</li> <li>c) PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>b) PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>b) PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>b) PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>c) PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>c) PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>c) PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>c) CEX0 routed to port pin.</li> <li>c) CEX0 routed to port pins.</li> <li>c) CEX0, CEX1, routed to 2 port pins.</li> <li>c) CEX0, CEX1, routed to 2 port pins.</li> <li>c) CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>c) CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>c) CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>c) CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>d) CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>d) CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>d) CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>d) CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 70.</li> <li>b) CUARTO I/O unavailable at Port pins.</li> <li>c) UARTO TX routed to P0.0, and RX routed to P0.1.</li> <li>b) SPI0 I/O unavailable at Port pins.</li> <li>d) SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>d) SWBUEN: SMBus0 and MOSI routed to 3 Port pins.</li> <li>e) SMBUS0 I/O unavailable at Port pins.</li> </ul>									
<ul> <li>1: CP0 routed to Port pin.</li> <li>Bit6: ECI0E: PCA0 External Counter Input Enable Bit.</li> <li>0: PCA0 External Counter Input unavailable at Port pin.</li> <li>1: PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>Bits5-3: PCA0ME: PCA0 Module I/O Enable Bits.</li> <li>000: All PCA0 I/O unavailable at port pins.</li> <li>001: CEX0 routed to port pin.</li> <li>010: CEX0, CEX1 routed to 2 port pins.</li> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>111: CARTO I/O Enable Bit.</li> <li>0: UARTO I/O unavailable at Port pins.</li> <li>1: UARTO TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMBus0 I/O unavailable at Port pins.</li> </ul>	Bit7:	CP0E: Compa	arator 0 Out	put Enable Bi	t.				
<ul> <li>Bit6: ECI0E: PCA0 External Counter Input Enable Bit.</li> <li>0: PCA0 External Counter Input unavailable at Port pin.</li> <li>1: PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>Bits5-3: PCA0ME: PCA0 Module I/O Enable Bits.</li> <li>000: All PCA0 I/O unavailable at port pins.</li> <li>001: CEX0 routed to port pin.</li> <li>010: CEX0, CEX1 routed to 2 port pins.</li> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, and CEX2 routed to 4 port pins.</li> <li>101: CEX0, CEX1, and CEX2 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, and CEX3 routed to 5 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>111: UARTO I/O unavailable at Port pins.</li> <li>1: UARTO I/O unavailable at Port pins.</li> <li>1: UARTO TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode: <ul> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> </ul> </li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMB0EN I/O unavailable at Port pins.</li> </ul>									
<ul> <li>0: PCA0 External Counter Input unavailable at Port pin.</li> <li>1: PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>Bits5-3: PCA0ME: PCA0 Module I/O Enable Bits.</li> <li>000: All PCA0 I/O unavailable at port pins.</li> <li>001: CEX0 routed to port pin.</li> <li>010: CEX0, CEX1 routed to 2 port pins.</li> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 6 port pins.</li> <li>Bit2: UARTOEN: UARTO I/O Enable Bit.</li> <li>0: UARTO I/O unavailable at Port pins.</li> <li>1: UARTO TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMBUS0 Bus I/O Enable Bit.</li> <li>0: SMBUS0 J/O unavailable at Port pins.</li> </ul>		1: CP0 routed	to Port pin.						
<ul> <li>1: PCA0 External Counter Input (ECI0) routed to Port pin.</li> <li>Bits5-3: PCA0ME: PCA0 Module I/O Enable Bits.</li> <li>000: All PCA0 I/O unavailable at port pins.</li> <li>001: CEX0 routed to port pin.</li> <li>010: CEX0, CEX1 routed to 2 port pins.</li> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, and CEX3 routed to 5 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>	Bit6:	ECI0E: PCA0	External C	ounter Input I	Enable Bit.				
<ul> <li>Bits5-3: PCA0ME: PCA0 Module I/O Enable Bits. 000: All PCA0 I/O unavailable at port pins. 001: CEX0 routed to port pin. 010: CEX0, CEX1 routed to 2 port pins. 011: CEX0, CEX1, and CEX2 routed to 3 port pins. 100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins. 101: CEX0, CEX1, CEX2, and CEX3 routed to 5 port pins. 101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins. 110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit. 0: UART0 I/O unavailable at Port pins. 1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit. 0: SPI0 I/O unavailable at Port pins. 4-wire mode: 1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> </ul>		0: PCA0 Exte	rnal Counte	r Input unava	ilable at Po	ort pin.			
<ul> <li>000: All PCA0 I/O unavailable at port pins.</li> <li>001: CEX0 routed to port pin.</li> <li>010: CEX0, CEX1 routed to 2 port pins.</li> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>		1: PCA0 Exte	rnal Counte	r Input (ECI0	) routed to	Port pin.			
<ul> <li>001: CEX0 routed to port pin.</li> <li>010: CEX0, CEX1 routed to 2 port pins.</li> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>	Bits5-3:	PCA0ME: PC	A0 Module	I/O Enable B	its.				
<ul> <li>010: CEX0, CEX1 routed to 2 port pins.</li> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> </ul> Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. <ul> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>		000: All PCA	0 I/O unava	ilable at port j	pins.				
<ul> <li>011: CEX0, CEX1, and CEX2 routed to 3 port pins.</li> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>		001: CEX0 ro	uted to port	pin.					
<ul> <li>100: CEX0, CEX1, CEX2, and CEX3 routed to 4 port pins.</li> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>		010: CEX0, C	EX1 routed	l to 2 port pins	5.				
<ul> <li>101: CEX0, CEX1, CEX2, CEX3, and CEX4 routed to 5 port pins.</li> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>									
<ul> <li>110: CEX0, CEX1, CEX2, CEX3, CEX4, and CEX5 routed to 6 port pins.</li> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>									
<ul> <li>Bit2: UART0EN: UART0 I/O Enable Bit.</li> <li>0: UART0 I/O unavailable at Port pins.</li> <li>1: UART0 TX routed to P0.0, and RX routed to P0.1.</li> <li>Bit1: SPI0EN: SPI0 Bus I/O Enable Bit.</li> <li>0: SPI0 I/O unavailable at Port pins.</li> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>									
0: UART0 I/O unavailable at Port pins. 1: UART0 TX routed to P0.0, and RX routed to P0.1. Bit1: SPI0EN: SPI0 Bus I/O Enable Bit. 0: SPI0 I/O unavailable at Port pins. 4-wire mode: 1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins. Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMBus0 I/O unavailable at Port pins.		110: CEX0, C	EX1, CEX2	2, CEX3, CEX	K4, and CE	X5 routed to 6	port pins.		
1: UART0 TX routed to P0.0, and RX routed to P0.1. Bit1: SPI0EN: SPI0 Bus I/O Enable Bit. 0: SPI0 I/O unavailable at Port pins. 4-wire mode: 1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins. Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMBus0 I/O unavailable at Port pins.	Bit2:								
Bit1:       SPI0EN: SPI0 Bus I/O Enable Bit.         0: SPI0 I/O unavailable at Port pins.         4-wire mode:         1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.         3-wire mode:         1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.         Bit0:       SMB0EN: SMBus0 Bus I/O Enable Bit.         0: SMBus0 I/O unavailable at Port pins.				-					
0: SPI0 I/O unavailable at Port pins. 4-wire mode: 1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins. Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMBus0 I/O unavailable at Port pins.					outed to P	0.1.			
<ul> <li>4-wire mode:</li> <li>1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins.</li> <li>3-wire mode:</li> <li>1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.</li> <li>Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit.</li> <li>0: SMBus0 I/O unavailable at Port pins.</li> </ul>	Bit1:								
1: SPI0 SCK, MISO, MOSI, and NSS routed to 4 Port pins. 3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins. Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMBus0 I/O unavailable at Port pins.			navailable a	t Port pins.					
3-wire mode: 1: SPI0 SCK, MISO and MOSI routed to 3 Port pins. Bit0: SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMBus0 I/O unavailable at Port pins.									
1: SPI0 SCK, MISO and MOSI routed to 3 Port pins.Bit0:SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMBus0 I/O unavailable at Port pins.		,	MISO, MO	SI, and NSS r	outed to 4	Port pins.			
Bit0:SMB0EN: SMBus0 Bus I/O Enable Bit. 0: SMBus0 I/O unavailable at Port pins.									
0: SMBus0 I/O unavailable at Port pins.					-	ins.			
1	Bit0:								
1: SMBus0 SDA and SCL routed to 2 Port pins.				-					
		1: SMBus0 SI	DA and SCI	routed to 2 I	Port pins.				





Figure 17.6	. XBR1:	Port I/O	Crossbar	Register	1
-------------	---------	----------	----------	----------	---

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SYSCKE	T2EXE	T2E	INT1E	T1E	INT0E	T0E	CP1E	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address SFR Page	
Bit7:	SYSCKE: /SY	SCLK Out	put Enable Bi	t.				
	0: /SYSCLK u	unavailable	at Port pin.					
	1: /SYSCLK 1	routed to Po	rt pin.					
Bit6:	T2EXE: T2EX	X Input Ena	ble Bit.					
	0: T2EX unav	ailable at Po	ort pin.					
	1: T2EX route	ed to Port pi	n.					
Bit5:	T2E: T2 Input	t Enable Bit						
	0: T2 unavaila	able at Port	oin.					
	1: T2 routed to	o Port pin.	-					
Bit4:	INT1E: /INT1	Input Enab	ole Bit.					
	0: /INT1 unav	ailable at Po	ort pin.					
	1: /INT1 route	ed to Port pi	n.					
Bit3:	T1E: T1 Input	t Enable Bit						
	0: T1 unavaila	able at Port	pin.					
	1: T1 routed to	o Port pin.						
Bit2:	INTOE: /INTO	) Input Enab	ole Bit.					
	0: /INT0 unav	ailable at Po	ort pin.					
	1: /INT1 route	ed to Port pi	n.					
Bit1:	T0E: T0 Input	t Enable Bit						
	0: T0 unavaila	able at Port	pin.					
	1: T1 routed to	o Port pin.						
Bit0:	CP1E: CP1 O	utput Enabl	e Bit.					
	0: CP1 unavai	lable at Por	t pin.					
	1: CP1 routed	to Port pin.						

C8051F060/1/2/3



#### Figure 17.7. XBR2: Port I/O Crossbar Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKPU	JD XBARE	-	T4EXE	T4E	UART1E	-	-	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Addres SFR Page	
Bit7:	WEAKPUD: V	Weak Pull-U	Up Disable B	Bit.				
	0: Weak pull-u	ps globally	enabled.					
	1: Weak pull-u							
Bit6:	XBARE: Cros							
	0: Crossbar dis		pins on Ports	s 0, 1, 2, and	3, are forced	to Input m	ode.	
	1: Crossbar en							
Bit5:	UNUSED. Rea			re.				
Bit4:	T4EXE: T4EX							
	0: T4EX unava		-					
D:42.	1: T4EX route							
Bit3:	T4E: T4 Input 0: T4 unavaila							
	1: T4 routed to		pm.					
Bit2:	UART1E: UA	-	able Bit					
DIL2.	0: UART1 I/O			2				
	1: UART1 TX		-					
Bits1-0:	Reserved			· piioi				



#### Figure 17.8. XBR3: Port I/O Crossbar Register 3

R	R	R	R/W	R/W	R/W	R/W	R/W	Reset Value
CTXOU	Т -	-		CP2E	CNVST2E	T3EXE	T3E	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address SFR Page	
Bit7:	CTXOUT: CA	AN Transmit	Pin (CTX)	Output Mode	e.			
	0: CTX pin ou		. ,	-				
	1: CTX pin ou	itput mode is	s configured	as push-pull	l.			
Bit6-4:	Reserved	-	-					
Bit3:	CP2E: CP2 O	utput Enable	Bit.					
	0: CP2 unavai	lable at Port	pin.					
	1: CP2 routed	to Port pin.						
Bit2:	CNVST2E: A	DC2 Extern	al Convert S	tart Input Er	nable Bit.			
	0: CNVST2 fo	or ADC2 una	available at I	Port pin.				
	1: CNVST2 fo	or ADC2 rou	ited to Port p	in.				
Bit1:	T3EXE: T3E2	X Input Enab	ole Bit.					
	0: T3EX unav	ailable at Po	rt pin.					
	1: T3EX route	ed to Port pir	1.					
Bit0:	T3E: T3 Input	t Enable Bit.						
	0: T3 unavaila	able at Port p	oin.					
	1: T3 routed t	o Port pin						


C8051F060/1/2/3



Figure 17.9. P0: Port0 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address:	0x80
							SFR Page:	All Pages
Bits7-0:	P0.[7:0]: Port( (Write - Outpu 0: Logic Low 1: Logic High (Read - Regar 0: P0.n pin is 1 1: P0.n pin is 1	it appears o Output. Output (op dless of XB logic low.	n I/O pins pe en if corresp	onding P0M	DOUT.n bit	= 0).	egisters)	

#### Figure 17.10. POMDOUT: Port0 Output Mode Register






C8051F060/1/2/3

#### Figure 17.11. P1: Port1 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	: 0x90 : All Pages
Bits7-0:	P1.[7:0]: Port (Write - Outpu 0: Logic Low 1: Logic High (Read - Regar 0: P1.n pin is 1: P1.n pin is	ut appears o Output. Output (op dless of XB logic low.	n I/O pins pe en if corresp	onding P1M	DOUT.n bit	= 0).	egisters)	
Note:	P1.[7:0] can b Crossbar assig Figure 17.12) and P1MDOU mation about	gnment proc Note that i JT (Figure 1	ess and their n analog mo	digital input de, the outpu	t paths are di t mode of the	sabled, depe e pin is deter	nding on P1 mined by the	MDIN (See e Port 1 latch


#### Figure 17.12. P1MDIN: Port1 Input Mode Register




C8051F060/1/2/3



#### Figure 17.13. P1MDOUT: Port1 Output Mode Register




#### Figure 17.14. P2: Port2 Data Register






#### Figure 17.15. P2MDIN: Port2 Input Mode Register



#### Figure 17.16. P2MDOUT: Port2 Output Mode Register




C8051F060/1/2/3



#### Figure 17.17. P3: Port3 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
							SFR Address SFR Page	: 0xB0 : All Pages		
Bits7-0:	<ul> <li>Bits7-0: P3.[7:0]: Port3 Output Latch Bits. (Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers)</li> <li>0: Logic Low Output.</li> <li>1: Logic High Output (open if corresponding P3MDOUT.n bit = 0). (Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings).</li> <li>0: P3.n pin is logic low.</li> <li>1: P3.n pin is logic high.</li> </ul>									
Note:	Although P3 is not brought out to pins on the C8051F061/3 devices, the Port Data register is still present and can be used by software. See "Configuring Ports which are not Pinned Out" on page 207.									

#### Figure 17.18. P3MDOUT: Port3 Output Mode Register





#### 17.2. Ports 4 through 7 (C8051F060/2 only)

All Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 17.19, Figure 17.21, Figure 17.23, and Figure 17.25), a set of SFR's which are byte-addressable. Note that Port 4 has only three pins: P4.5, P4.6, and P4.7.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

#### 17.2.1. Configuring Ports which are not Pinned Out

Although P3, P4, P5, P6, and P7 are not brought out to pins on the C8051F061/3 devices, the Port Data registers are still present and can be used by software. Because the digital input paths also remain active, it is recommended that these pins not be left in a 'floating' state in order to avoid unnecessary power dissipation arising from the inputs floating to non-valid logic levels. This condition can be prevented by any of the following:

1. Leave the weak pull-up devices enabled by setting WEAKPUD (XBR2.7) to a logic 0.

2. Configure the output modes of P3, P4, P5, P6, and P7 to "Push-Pull" by writing 0xFF to the associated output mode register (PnMDOUT).

3. Force the output states of P3, P4, P5, P6, and P7 to logic 0 by writing zeros to the Port Data registers: P3 = 0x00, P4 = 0x00, P5 = 0x00, P6 = 0x00, and P7 = 0x00.

#### **17.2.2.** Configuring the Output Modes of the Port Pins

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a highimpedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

The output modes of the Port pins on Ports 4 through 7 are determined by the bits in their respective PnMDOUT Output Mode Registers. Each bit in PnMDOUT controls the output mode of its corresponding port pin (see Figure 17.20, Figure 17.22, Figure 17.24, and Figure 17.26). For example, to place Port pin 5.3 in push-pull mode (digital output), set P5MDOUT.3 to logic 1. All port pins default to open-drain mode upon device reset.

#### 17.2.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P7.7 is configured as a digital input by setting P7MDOUT.7 to a logic 0 and P7.7 to a logic 1.

#### 17.2.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 k $\Omega$ ) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pull-up device.

C8051F060/1/2/3




#### **17.2.5. External Memory Interface**

If the External Memory Interface is enabled on the High ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus during the MOVX execution. See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 175 for more information about the External Memory Interface.




### C8051F060/1/2/3

#### Figure 17.19. P4: Port4 Data Register



#### Figure 17.20. P4MDOUT: Port4 Output Mode Register




C8051F060/1/2/3



Figure 17.21. P5: Port5 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
P5.7	P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0	11111111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
							SFR Address: SFR Page:		
Bits7-0:	<ul> <li>P5.[7:0]: Port5 Output Latch Bits.</li> <li>Write - Output appears on I/O pins.</li> <li>0: Logic Low Output.</li> <li>1: Logic High Output (open, if corresponding P5MDOUT bit = 0). See Figure 17.22.</li> <li>Read - Returns states of I/O pins.</li> <li>0: P5.n pin is logic low.</li> <li>1: P5.n pin is logic high.</li> </ul>								
Note:	P5.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Non-multiplexed mode). See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 175 for more information about the External Memory Interface.								

#### Figure 17.22. P5MDOUT: Port5 Output Mode Register






# C8051F060/1/2/3

#### Figure 17.23. P6: Port6 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	P6.0	11111111		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
							SFR Address SFR Page			
Bits7-0:	<ul> <li>P6.[7:0]: Port6 Output Latch Bits.</li> <li>Write - Output appears on I/O pins.</li> <li>0: Logic Low Output.</li> <li>1: Logic High Output (open, if corresponding P6MDOUT bit = 0). See Figure 17.24.</li> <li>Read - Returns states of I/O pins.</li> <li>0: P6.n pin is logic low.</li> <li>1: P6.n pin is logic high.</li> </ul>									
Note:	P6.[7:0] can be mode, or as Ac ORY INTERI Memory Interf	ldress[7:0]	in Non-mult	iplexed mod	e). See Secti	on "16. EX	FERNAL D	ATA MEM-		

#### Figure 17.24. P6MDOUT: Port6 Output Mode Register




C8051F060/1/2/3



Figure 17.25. P7: Port7 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
P7.7	P7.6	P7.5	P7.4	P7.3	P7.2	P7.1	P7.0	11111111	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
							SFR Address: SFR Page:		
Bits7-0:	<ul> <li>P7.[7:0]: Port7 Output Latch Bits.</li> <li>Write - Output appears on I/O pins.</li> <li>0: Logic Low Output.</li> <li>1: Logic High Output (open, if corresponding P7MDOUT bit = 0). See Figure 17.26.</li> <li>Read - Returns states of I/O pins.</li> <li>0: P7.n pin is logic low.</li> <li>1: P7.n pin is logic high.</li> </ul>								
Note:	P7.[7:0] can be driven by the External Data Memory Interface (as AD[7:0] in Multiplexed mode, or as D[7:0] in Non-multiplexed mode). See Section "16. EXTERNAL DATA MEMORY INTER- FACE AND ON-CHIP XRAM" on page 175 for more information about the External Memory Interface.								

#### Figure 17.26. P7MDOUT: Port7 Output Mode Register





### **18.** CONTROLLER AREA NETWORK (CAN0)

**IMPORTANT DOCUMENTATION NOTE:** The Bosch CAN Controller is integrated in the C8051F06x Family of devices. This section of the data sheet gives a description of the CAN controller as an overview and offers a description of how the Cygnal CIP-51 MCU interfaces with the on-chip Bosch CAN controller. In order to use the CAN controller, please refer to Bosch's C\_CAN User's Manual (revision 1.2) as an accompanying manual to Cygnal's C8051F060/1/2/3 Data sheet.


The C8051F060/1/2/3 family of devices feature a Control Area Network (CAN) controller that enables serial communication using the CAN protocol. Cygnal CAN controller facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the CIP-51 RAM), a message handler state machine, and control registers. Cygnal CAN is a protocol controller and does not provide physical layer drivers (i.e., transceivers). Figure 18.2 shows an example typical configuration on a CAN bus.

Cygnal CAN operates at bit rates of up to 1 Mbit/second, though this can be limited by the physical layer chosen to transmit data on the CAN bus. The CAN processor has 32 Message Objects that can be configured to transmit or receive data. Incoming data, message objects and their identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the CIP-51 MCU. In this way, minimal CPU bandwidth is needed to use CAN communication. The CIP-51 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFR) in the CIP-51.






Figure 18.1. CAN Controller Diagram







DS007-1.0-APR03 © 2003 Cygnal Integrated Products, Inc.



#### 18.1. Bosch CAN Controller Operation

The CAN Controller featured in the C8051F06x family of devices is a full implementation of Bosch's full CAN module and fully complies with CAN specification 2.0B.

The function and use of the CAN Controller is detailed in the *Bosch CAN User's Guide*. The User's Guide should be used as a reference to configure and use the CAN controller. This Cygnal datasheet describes how to access the CAN controller.

The CAN Control Register (CAN0CN), CAN Test Register (CAN0TST), and CAN Status Register (CAN0STA) in the CAN controller can be accessed directly or indirectly via CIP-51 SFR's. All other CAN registers must be accessed via an indirect indexing method. See "Using CAN0ADR, CAN0DATH, and CANDATL To Access CAN Registers" on page 217.

C8051F060/1/2/3



#### **18.2.** CAN Registers

CAN registers are classified as follows:

- 1. <u>CAN Controller Protocol Registers</u>: CAN control, interrupt, error control, bus status, test modes.
- Message Object Interface Registers: Used to configure 32 Message Objects, send and receive data to and from Message Objects. The C8051 MCU accesses the CAN message RAM via the Message Object Interface Registers. Upon writing a message object number to an IF1 or IF2 Command Request Register, the contents of the associated Interface Registers (IF1 or IF2) will be transferred to or from the message object in CAN RAM.
- Message Handler Registers: These read only registers are used to provide information to the CIP-51 MCU about the message objects (MSGVLD flags, Transmission Request Pending, New Data Flags) and Interrupts Pending (which Message Objects have caused an interrupt or status interrupt condition).
- <u>C8051 MCU Special Function Registers (SFR)</u>: Five registers located in the C8051 MCU memory map that allow direct access to certain CAN Controller Protocol Registers, and Indexed indirect access to all CAN registers.

#### **18.2.1.** CAN Controller Protocol Registers

The CAN Control Protocol Registers are used to configure the CAN controller, process interrupts, monitor bus status, and place the controller in test modes. The CAN controller protocol registers are accessible using C8051 MCU SFR's by an indexed method, and some can be accessed directly by addressing the SFR's in the C8051 SFR map for convenience.

The registers are: CAN Control Register (CAN0CN), CAN Status Register (CAN0STA), CAN Test Register (CAN0TST), Error Counter Register, Bit Timing Register, and the Baud Rate Prescaler (BRP) Extension Register. CAN0STA, CAN0CN, and CAN0TST can be accessed via C8051 MCU SFR's. All others are accessed indirectly using the CAN address indexed method via CAN0ADR, CAN0DATH, and CAN0DATL.

#### Please refer to the Bosch CAN User's Guide for information on the function and use of the CAN Control Protocol Registers.

#### 18.2.2. Message Object Interface Registers

There are two sets of Message Object Interface Registers used to configure the 32 Message Objects that transmit and receive data to and from the CAN bus. Message objects can be configured for transmit or receive, and are assigned arbitration message identifiers for acceptance filtering by all CAN nodes.

Message Objects are stored in Message RAM, and are accessed and configured using the Message Object Interface Registers. These registers are accessed via the C8051's CAN0ADR and CAN0DAT registers using the indirect indexed address method.

# Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Object Interface Registers.

#### 18.2.3. Message Handler Registers

The Message Handler Registers are *read only* registers. Their flags can be read via the indexed access method with CAN0ADR, CAN0DATH, and CAN0DATL. The message handler registers provide interrupt, error, transmit/receive requests, and new data information.



Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Handler Registers.

### 18.2.4. CIP-51 MCU Special Function Registers

C8051F06x family peripherals are modified, monitored, and controlled using Special Function Registers (SFR's). Most of the CAN Controller registers cannot be accessed *directly* using the SFR's. Three of the CAN Controller's registers may be accessed directly with SFR's. All other CAN Controller registers are accessed indirectly using three CIP-51 MCU SFR's: the CAN Data Registers (CAN0DATH and CAN0DATL) and CAN Address Register (CAN0ADR). In this way, there are a total of five CAN registers used to configure and run the CAN Controller.

#### 18.2.5. Using CAN0ADR, CAN0DATH, and CANDATL To Access CAN Registers

Each CAN Controller Register has an index number (see Table 18.1 below). The CAN register address space is 128 words (256 bytes). A CAN register is accessed via the CAN Data Registers (CAN0DATH and CAN0DATL) when a CAN register's index number is placed into the CAN Address Register (CAN0ADR). For example, if the Bit Timing Register is to be configured with a new value, CAN0ADR is loaded with 0x03. The low byte of the desired value is accessed using CAN0DATL and the high byte of the bit timing register is accessed using CAN0DATL CAN0DATL is bit addressable for convenience. To load the value 0x2304 into the Bit Timing Register:

```
CAN0ADR = 0x03; // Load Bit Timing Register's index (Table 18.1)
CAN0DATH = 0x23; // Move the upper byte into data reg high byte
CAN0DATL = 0x04; // Move the lower byte into data reg low byte
```

<u>Note:</u> CAN0CN, CAN0STA, and CAN0TST may be accessed either by using the index method, or by direct access with the CIP-51 MCU SFR's. CAN0CN is located at SFR location 0xF8/SFR page 1 (Figure 18.6), CAN0TST at 0xDB/SFR page 1 (Figure 18.7), and CAN0STA at 0xC0/SFR page 1 (Figure 18.8).

#### 18.2.6. CAN0ADR Autoincrement Feature

For ease of programming message objects, CAN0ADR features autoincrementing for the index ranges 0x08 to 0x12 (Interface Registers 1) and 0x20 to 0x2A (Interface Registers 2). When the CAN0ADR register has an index in these ranges, **the CAN0ADR will autoincrement by 1 to point to the next CAN register 16-bit word upon a read/write of** <u>CAN0DATL</u>. This speeds programming of the frequently programmed interface registers when configuring message objects.

**NOTE:** Table 18.1 below supersedes Figure 5 in section 3, "Programmer's Model" of the Bosch CAN User's Guide.

CAN REGISTER INDEX	REGISTER NAME	RESET VALUE	NOTES		
0x00	CAN Control Register	0x0001	Accessible in CIP-51 SFR Map		
0x01	Status Register	0x0000	Accessible in CIP-51 SFR Map		
0x02	Error Register	0x0000	Read Only		
0x03	Bit Timing Register	0x2301	Write Enabled by CCE Bit in CAN0CN		
0x04	Interrupt Register	0x0000	Read Only		
0x05	Test Register	0x0000	Bit 7 (RX) is determined by CAN bus		
0x06	BRP Extension Register	0x0000	Write Enabled by TEST bit in CAN0CN		

### **Table 18.1. CAN Register Index and Reset Values**





CAN REGISTER INDEX	REGISTER NAME	RESET VALUE	NOTES
0x08	IF1 Command Request	0x0001	CAN0ADR autoincrements in IF1 index space (0x08 - 0x12) upon write to CAN0DATL
0x09	IF1 Command Mask	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0A	IF1 Mask 1	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x0B	IF1 Mask 2	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x0C	IF1 Arbitration 1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0D	IF1 Arbitration 2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0E	IF1 Message Control	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x0F	IF1 Data A1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x10	IF1 Data A2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x11	IF1 Data B1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x12	IF1 Data B2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x20	IF2 Command Request	0x0001	CAN0ADR autoincrements in IF1 index space (0x08 - 0x12) upon write to CAN0DATL
0x21	IF2 Command Mask	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x22	IF2 Mask 1	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x23	IF2 Mask 2	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
0x24	IF2 Arbitration 1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x25	IF2 Arbitration 2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x26	IF2 Message Control	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x27	IF2 Data A1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x28	IF2 Data A2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL




CAN REGISTER INDEX	REGISTER NAME	RESET VALUE	NOTES
0x29	IF2 Data B1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x2A	IF2 Data B2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
0x40	Transmission Request 1	0x0000	Transmission request flags for message objects (read only)
0x41	Transmission Request 2	0x0000	Transmission request flags for message objects (read only)
0x48	New Data 1	0x0000	New Data flags for message objects (read only)
0x49	New Data 2	0x0000	New Data flags for message objects (read only)
0x50	Interrupt Pending 1	0x0000	Interrupt pending flags for message objects (read only)
0x51	Interrupt Pending 2	0x0000	Interrupt pending flags for message objects (read only)
0x58	Message Valid 1	0x0000	Message valid flags for message objects (read only)
0x59	Message Valid 2	0x0000	Message valid flags for message objects (read only)






## Figure 18.3. CAN0DATH: CAN Data Access Register High Byte




## Figure 18.4. CAN0DATL: CAN Data Access Register Low Byte






## Figure 18.5. CAN0ADR: CAN Address Index Register




## Figure 18.6. CAN0CN: CAN Control Register




C8051F060/1/2/3



## Figure 18.7. CAN0TST: CAN Test Register



## Figure 18.8. CAN0STA: CAN Status Register





# **19.** SYSTEM MANAGEMENT BUS / I<sup>2</sup>C BUS (SMBUS0)

The SMBus0 I/O interface is a two-wire, bi-directional serial bus. SMBus0 is compliant with the System Management Bus Specification, version 1.1, and compatible with the I<sup>2</sup>C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus0 interface autonomously controlling the serial transfer of the data. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

SMBus0 may operate as a master and/or slave, and may function on a bus with multiple masters. SMBus0 provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation.





Figure 19.1. SMBus0 Block Diagram





Figure 19.2 shows a typical SMBus configuration. The SMBus0 interface will work at any voltage between 3.0 V and 5.0 V and different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300 ns and 1000 ns, respectively.



## **19.1.** Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The  $I^2C$ -bus and how to use it (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

### 19.2. SMBus Protocol

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. Note: multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the master in a system; any device who transmits a START and a slave address becomes the master for that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 19.3). If the receiving device does not ACK, the transmitting device will read a "not acknowledge" (NACK), which is a high SDA during a high SCL.


The direction bit (R/W) occupies the least-significant bit position of the address. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.



STOP

NACK

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 19.3 illustrates a typical SMBus transaction.



Slave Address + R/W

Figure 19.3. SMBus Transaction

#### 19.2.1. Arbitration

START

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section 19.2.4). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is opendrain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and give up the bus. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

ACK

Data Byte

#### **19.2.2.** Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to  $I^2C$ , which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

#### **19.2.3. SCL Low Timeout**

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

### 19.2.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50  $\mu$ s, the bus is designated as free. If an SMBus device is waiting to generate a Master START, the START will be generated following the bus free timeout.

C8051F060/1/2/3



## **19.3.** SMBus Transfer Modes


The SMBus0 interface may be configured to operate as a master and/or a slave. At any particular time, the interface will be operating in one of the following modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. See Table 19.1 for transfer mode status decoding using the SMB0STA status register. The following mode descriptions illustrate an interrupt-driven SMBus0 application; SMBus0 may alternatively be operated in polled mode.

### 19.3.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. SMBus0 generates a START condition and then transmits the first byte containing the address of the target slave device and the data direction bit. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface transmits one or more bytes of serial data, waiting for an acknowledge (ACK) from the slave after each byte. To indicate the end of the serial transfer, SMBus0 generates a STOP condition.




**Figure 19.4. Typical Master Transmitter Sequence** 



#### 19.3.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus0 interface generates a START followed by the first data byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives serial data from the slave and generates the clock on SCL. After each byte is received, SMBus0 generates an ACK or NACK depending on the state of the AA bit in register SMB0CN. SMBus0 generates a STOP condition to indicate the end of the serial transfer.








## 19.3.3. Slave Transmitter Mode


Serial data is transmitted on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the SMBus0 interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives the clock on SCL and transmits one or more bytes of serial data, waiting for an ACK from the master after each byte. SMBus0 exits slave mode after receiving a STOP condition from the master.




## Figure 19.6. Typical Slave Transmitter Sequence

### 19.3.4. Slave Receiver Mode

Serial data is received on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface receives one or more bytes of serial data; after each byte is received, the interface transmits an ACK or NACK depending on the state of the AA bit in SMB0CN. SMBus0 exits Slave Receiver Mode after receiving a STOP condition from the master.







## 19.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFR's: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

### **19.4.1.** Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a 5  $\mu$ s delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for 50  $\mu$ s and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters one of 27 possible states. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

**Important Note:** If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0. A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.

Setting the SMBus0 Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the timer in SMB0CR. When SCL goes high, the timer in SMB0CR counts up. A timer overflow indicates a free bus timeout: if SMBus0 is waiting to



generate a START, it will do so after this timeout. The bus free period should be less than 50  $\mu$ s (see Figure 19.9, SMBus0 Clock Rate Register).

When the TOE bit in SMB0CN is set to logic 1, Timer 4 is used to detect SCL low timeouts. If Timer 4 is enabled (see Section "23.2. Timer 2, Timer 3, and Timer 4" on page 279), Timer 4 is forced to reload when SCL is high, and forced to count when SCL is low. With Timer 4 enabled and configured to overflow after 25 ms (and TOE set), a Timer 4 overflow indicates a SCL low timeout; the Timer 4 interrupt service routine can then be used to reset SMBus0 communication in the event of an SCL low timeout.

R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
BUSY	ENSMB	STA	STO	SI	AA	FTE	TOE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit
							SFR Address SFR Page	
Bit7:	BUSY: Busy 0: SMBus0 is 1: SMBus0 is	free.						
Bit6:	ENSMB: SM This bit enabl 0: SMBus0 di 1: SMBus0 er	Bus Enable. es/disables t sabled.	he SMBus se	erial interfac	Э.			
Bit5:	STA: SMBus 0: No START 1: When oper free, the STA been transmit	Start Flag. condition is ating as a ma RT is transm	aster, a STAF itted after a S	RT condition STOP is rece	eived.) If STA	A is set after	one or more	bytes have
Bit4:	ted. STO: SMBus 0: No STOP of 1: Setting STO received, hard ted followed b	condition is t O to logic 1 d lware clears by a START	causes a STC STO to logic condition. Ir	0. If both S	TA and STO	are set, a ST	OP conditio	n is transmit-
Bit3:	if a STOP cor SI: SMBus Se This bit is set not cause SI t the SMBus in cleared by sof	erial Interrup by hardware o be set.) WI terrupt servi	t Flag. when one of nen the SI in	terrupt is ena	bled, setting	this bit caus	ses the CPU	to vector to
Bit2:	AA: SMBus A This bit define 0: A "not acki 1: An "acknow	Assert Ackno es the type o nowledge" (I	f acknowled	ge returned o SDA) is ret	urned during	the acknowl	ledge cycle.	SCL line.
Bit1:	FTE: SMBus 0: No timeout 1: Timeout wi	Free Timer I when SCL	Enable Bit. is high.		-			
Bit0:	TOE: SMBus 0: No timeout 1: Timeout wl	Timeout En when SCL	able Bit. is low.	_	-			

### Figure 19.8. SMB0CN: SMBus0 Control Register

C8051F060/1/2/3



## 19.4.2. Clock Rate Register

## Figure 19.9. SMB0CR: SMBus0 Clock Rate Register


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	0000000				
							SFR Addres SFR Pag					
its7-0:	SMB0CR.[7:0]: SMBus0 Clock Rate Preset. The SMB0CR Clock Rate register controls the frequency of the serial clock SCL in master mode. The 8-bit word stored in the SMB0CR Register preloads a dedicated 8-bit timer. The timer counts up, and when it rolls over to 0x00, the SCL logic state toggles.											
	The SMB0CR setting should be bounded by the following equation, where <i>SMB0CR</i> is the unsigned 8-bit value in register SMB0CR, and <i>SYSCLK</i> is the system clock frequency in Hz:											
	$SMB0CR < ((288 - 0.85 \cdot SYSCLK) / 1.125)$											
	The resulting SCL signal high and low times are given by the following equations:											
	$T_{LOW} = (256 - SMB0CR) / SYSCLK$											
	$T_{HIGH} \cong (258 - SMB0CR) / SYSCLK + 625ns$											
	Using the same value of SMB0CR from above, the Bus Free Timeout period is given in the following equation:											
			$= 10 \times \frac{(250)}{2}$	5 – <i>SMB</i> 0	(CR) + 1							



## 19.4.3. Data Register

The SMBus0 Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software can read or write to this register while the SI flag is set to logic 1; software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag reads logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMB0DAT.



## Figure 19.10. SMB0DAT: SMBus0 Data Register

### 19.4.4. Address Register

The SMB0ADR Address register holds the slave address for the SMBus0 interface. In slave mode, the seven mostsignificant bits hold the 7-bit slave address. The least significant bit (Bit0) is used to enable the recognition of the general call address (0x00). If Bit0 is set to logic 1, the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when SMBus0 is operating in master mode.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SLV6	SLV5	SLV4	SLV3	SLV2	SLV1	SLV0	GC	00000000
Bit7	Bit6	t6 Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits7-1:	SLV6-SLV0: These bits are			va addraaa ta		0		
	slave transmit the first bit of	ter or slave i	eceiver. SLV	76 is the mos		-		perating as a rresponds to

Figure 19.11. SMB0ADR: SMBus0 Address Register

C8051F060/1/2/3



### 19.4.5. Status Register

The SMB0STA Status register holds an 8-bit status code indicating the current state of the SMBus0 interface. There are 28 possible SMBus0 states, each with a corresponding unique status code. The five most significant bits of the status code vary while the three least-significant bits of a valid status code are fixed at zero when SI = '1'. Therefore, all possible status codes are multiples of eight. This facilitates the use of status codes in software as an index used to branch to appropriate service routines (allowing 8 bytes of code to service the state or jump to a more extensive service routine).

For the purposes of user software, the contents of the SMB0STA register is only defined when the SI flag is logic 1. Software should never write to the SMB0STA register; doing so will yield indeterminate results. The 28 SMBus0 states, along with their corresponding status codes, are given in Table 1.1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
STA7	STA6	STA5	STA4	STA3	STA2	STA1	STA0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits7-3:	STA7-STA3: These bits con responds to a (SMB0CN.3) Writing to the	ntain the SM single SMBu is set to logi	Bus0 Status us state. A va c 1. The con	lid status co tent of SMB	de is present 0STA is not	in SMB0ST	A when the S n the SI flag	SI flag
Bits2-0:	STA2-STA0: ' is logic 1.	The three lea	st significan	t bits of SMI	30STA are al	ways read as	s logic 0 whe	n the SI flag

## Figure 19.12. SMB0STA: SMBus0 Status Register





## Table 19.1. SMB0STA Status Codes and States

Mode	Status Code	SMBus State	Typical Action
, Ч Ч	0x08	START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
MT, MR	0x10	Repeated START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
	0x18	Slave Address + W transmitted. ACK received.	Load SMB0DAT with data to be transmitted.
mitter	0x20	Slave Address + W transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
Master Transmitter	0x28	Data byte transmitted. ACK received.	<ol> <li>Load SMB0DAT with next byte, OR</li> <li>Set STO, OR</li> <li>Clear STO then set STA for repeated START.</li> </ol>
Mas	0x30	Data byte transmitted. NACK received.	1) Retry transfer OR 2) Set STO.
	0x38	Arbitration Lost.	Save current data.
eiver	0x40	Slave Address + R transmitted. ACK received.	If only receiving one byte, clear AA (send NACK after received byte). Wait for received data.
Master Receiver	0x48	Slave Address + R transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
Maste	0x50	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte. If next byte is last byte, clear AA.
	0x58	Data byte received. NACK transmitted.	Set STO.




Mode	Status Code	SMBus State	Typical Action		
	0x60	Own slave address + W received. ACK trans- mitted.	Wait for data.		
	0x68	Arbitration lost in sending SLA + R/W as mas- ter. Own address + W received. ACK transmit- ted.	Save current data for retry when bus is free. Wait for data.		
Ļ	0x70	General call address received. ACK transmit- ted.	Wait for data.		
Slave Receiver	0x78	Arbitration lost in sending SLA + R/W as mas- ter. General call address received. ACK trans- mitted.	Save current data for retry when bus is free.		
slave I	0x80	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.		
0)	0x88	Data byte received. NACK transmitted.	Set STO to reset SMBus.		
	0x90	Data byte received after general call address. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.		
	0x98	Data byte received after general call address. NACK transmitted.	Set STO to reset SMBus.		
	0xA0	STOP or repeated START received.	No action necessary.		
	0xA8	Own address + R received. ACK transmitted.	Load SMB0DAT with data to transmit.		
Slave Transmitter	0xB0	Arbitration lost in transmitting SLA + R/W as master. Own address + R received. ACK transmitted.	Save current data for retry when bus is free. Load SMB0DAT with data to transmit.		
Trai	0xB8	Data byte transmitted. ACK received.	Load SMB0DAT with data to transmit.		
ave	0xC0	Data byte transmitted. NACK received.	Wait for STOP.		
Sla	0xC8	Last data byte transmitted (AA=0). ACK received.	Set STO to reset SMBus.		
Slave	0xD0	SCL Clock High Timer per SMB0CR timed out	Set STO to reset SMBus.		
=	0x00	Bus Error (illegal START or STOP)	Set STO to reset SMBus.		
A	0xF8	Idle	State does not set SI.		

## Table 19.1. SMB0STA Status Codes and States



## 20. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.



## Figure 20.1. SPI Block Diagram

C8051F060/1/2/3



## **20.1.** Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

### 20.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

### 20.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

#### 20.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

#### 20.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 must be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.

2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.

3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 20.2, Figure 20.3, and Figure 20.4 for typical connection diagrams of the various operational modes. **Note that the setting of NSSMD bits affects the pinout of the device.** When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section **"17. PORT INPUT/OUTPUT"** on page **191** for general purpose port I/O and crossbar information.



## 20.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 20.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 20.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 20.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.





Figure 20.2. Multiple-Master Mode Connection Diagram




Figure 20.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram





Figure 20.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram





## 20.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 20.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 20.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

## 20.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following bits must be cleared by software.

1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.

2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.

3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.

4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.


C8051F060/1/2/3



## 20.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 20.5. For slave mode, the clock and data relationships are shown in Figure 20.6 and Figure 20.7. Note that CKPHA must be set to '0' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F10x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPI0 Clock Rate Register (SPI0CKR) as shown in Figure 20.10 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz, whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock.











Figure 20.6. Slave Mode Data/Clock Timing (CKPHA = 0)





C8051F060/1/2/3



## 20.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

## Figure 20.8. SPI0CFG: SPI0 Configuration Register

R	R/W	R/W	R/W	R	R	R	R	Reset Value			
SPIBSY		СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	0.04			
							SFR Address: SFR Page:				
Bit 7:	SPIBSY: SPI	• •	• /		(M	•••• ••• • <b>1</b> •••• 1	Mada				
Bit 6:	This bit is set MSTEN: Mas	-		inster is in pr	ogress (Mas	ter or slave	viode).				
<b>m</b> 0.	0: Disable ma			ve mode							
	1: Enable mas		-								
Bit 5:	CKPHA: SPI										
	This bit control										
	0: Data center		-	period. <sup>†</sup>							
	1: Data center										
Bit 4:				ii penoa.							
	CKPOL: SPI0 Clock Polarity. This bit controls the SPI0 clock polarity.										
	0: SCK line low in idle state.										
	1: SCK line h	igh in idle st	ate.								
Bit 3:	SLVSEL: Slave Selected Flag (read only).										
	This bit is set to logic 1 whenever the NSS pin is low indicating SPI0 is the selected slave. It is										
	cleared to log				· · · · · · · · · · · · · · · · · · ·		ndicate the in	stantaneous			
	value at the N				on of the pin	input.					
Bit 2:	NSSIN: NSS										
	This bit mimi			e that is prese	ent on the NS	S port pin a	t the time that	t the registe			
1.1.	is read. This is			C1 ) (. 1.							
Bit 1:	SRMT: Shift					n/aut of the	ahift na aistan	and theme i			
	This bit will be set to logic 1 when all data has been transferred in/out of the shift register, and there is no new information available to read from the transmit buffer or write to the receive buffer. It returns										
	to logic 0 whe										
	on SCK.	n a data Oyic		d to the shift			it builter or by				
	NOTE: SRM	T = 1 when i	n Master Mo	ode.							
Bit 0:	RXBMT: Rec				ode, read onl	v).					
	This bit will b						ains no new	informatior			
	If there is new										
	logic 0.										
	NOTE: RXB	MT = 1 when	n in Master N	Aode.							
r 1	node, data on N	COCT :	1 1	1	1 . 1 · · ·		1, 100				

for timing parameters.



## Figure 20.9. SPI0CN: SPI0 Control Register

	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value
SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	: 0xF8
Bit 7:	SPIF: SPI0 In This bit is set bit causes the by hardware.	to logic 1 by CPU to vect	hardware at for to the SPI	0 interrupt se		-		-
Bit 6:	WCOL: Write This bit is set data register v	e Collision F to logic 1 by	lag. y hardware (a	and generates				
Bit 5:	MODF: Mode This bit is set detected (NSS hardware. It n	e Fault Flag. to logic 1 by 5 is low, MS	v hardware (a TEN = 1, and	nd generates d NSSMD[1:	a SPI0 inter	rupt) when a	master mod	e collision is
Bit 4:	RXOVRN: R This bit is set holds unread SPI0 shift reg	eceive Over to logic 1 by data from a j	run Flag (Sla y hardware (a previous tran	ve Mode onl and generates sfer and the	s a SPI0 inter last bit of the	e current tran	sfer is shifte	ed into the
Bits 3-2:	NSSMD1-NS Selects betwe (See Section 9 Mode Opera 00: 3-Wire Sla 01: 4-Wire Sla 1x: 4-Wire Sla the value of N	SMD0: Slav en the follow <b>"20.2. SPI0</b> tion" on pa ave or 3-wir ave or Multi ngle-Master (SSMD0.	ve Select Moo ving NSS op Master Moo ge 239). e Master Moo -Master Moo Mode. NSS	de. eration mode de Operation de. NSS sigr le (Default).	es: <b>n" on page 2</b> hal is not rout NSS is alwa	137 and Sect ted to a port ys an input to	<b>ion "20.3. S</b> pin. o the device.	PI0 Slave
Bit 1:	TXBMT: Tran This bit will b transmit buffe safe to write a	e set to logior r is transfer	c 0 when new red to the SPI	l shift registe				
Bit 0:	SPIEN: SPI0 This bit enabl 0: SPI disable	Enable. es/disables t						

C8051F060/1/2/3




## Figure 20.10. SPI0CKR: SPI0 Clock Rate Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SCR7	SCR6	SCR5	SCR4	SCR3	SCR2	SCR1	SCR0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address SFR Page	
Bits 7-0:	SCR7-SCR0:	SPI0 Clock	Rate.					
1 1 1		on. The SCK ation, where I0CKR regis	clock freque SYSCLK is ster.	ency is a divio	ded version o	of the system	clock, and i	ed for master s given in the 3-bit value
	for 0 <= SPI0			)x04,				
$f_{SCK} =$	$\frac{2000000}{2 \times (4+1)}$	)						
$f_{SCK} = 2$	200 <i>kHz</i>							







## Figure 20.11. SPI0DAT: SPI0 Data Register



C8051F060/1/2/3








\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.






\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.



Figure 20.14. SPI Slave Timing (CKPHA = 0)



\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.




Figure 20.15. SPI Slave Timing (CKPHA = 1)

\* SCK is shown for CKPOL = 0. SCK is the opposite polarity for CKPOL = 1.

C8051F060/1/2/3



## Table 20.1. SPI Slave Timing Parameters

PARAMETER	DESCRIPTION	MIN	MAX	UNITS
MASTER MOD	<b>E TIMING<sup>†</sup></b> (See Figure 20.12 and Figure 20.13)			
T <sub>MCKH</sub>	SCK High Time	1*T <sub>SYSCLK</sub>		ns
T <sub>MCKL</sub>	SCK Low Time	1*T <sub>SYSCLK</sub>		ns
T <sub>MIS</sub>	MISO Valid to SCK Shift Edge	$1*T_{SYSCLK} + 20$		ns
T <sub>MIH</sub>	SCK Shift Edge to MISO Change	0		ns
SLAVE MODE	<b>TIMING<sup>†</sup></b> (See Figure 20.14 and Figure 20.15)			
T <sub>SE</sub>	NSS Falling to First SCK Edge	2*T <sub>SYSCLK</sub>		ns
T <sub>SD</sub>	Last SCK Edge to NSS Rising	2*T <sub>SYSCLK</sub>		ns
T <sub>SEZ</sub>	NSS Falling to MISO Valid		4*T <sub>SYSCLK</sub>	ns
T <sub>SDZ</sub>	NSS Rising to MISO High-Z		4*T <sub>SYSCLK</sub>	ns
Т <sub>СКН</sub>	SCK High Time	5*T <sub>SYSCLK</sub>		ns
T <sub>CKL</sub>	SCK Low Time	5*T <sub>SYSCLK</sub>		ns
T <sub>SIS</sub>	MOSI Valid to SCK Sample Edge	2*T <sub>SYSCLK</sub>		ns
T <sub>SIH</sub>	SCK Sample Edge to MOSI Change	2*T <sub>SYSCLK</sub>		ns
T <sub>SOH</sub>	SCK Shift Edge to MISO Change		4*T <sub>SYSCLK</sub>	ns
T <sub>SLH</sub>	Last SCK Edge to MISO Change (CKPHA = 1 ONLY)	6*T <sub>SYSCLK</sub>	8*T <sub>SYSCLK</sub>	ns
<sup>†</sup> T <sub>SYSCLK</sub> is equa	al to one period of the device system clock (SYSCLK).	•	1	<u> </u>



## **21. UART0**

UART0 is an enhanced serial port with frame error detection and address recognition hardware. UART0 may operate in full-duplex asynchronous or half-duplex synchronous modes, and mutiproccessor communication is fully supported. Receive data is buffered in a holding register, allowing UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte. A Receive Overrun bit indicates when new received data is latched into the receive buffer before the previously received byte has been read.

UART0 is accessed via its associated SFR's, Serial Control (SCON0) and Serial Data Buffer (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SCON0 accesses the Receive register and writing SCON0 accesses the Transmit register.

UART0 may be operated in polled or interrupt mode. UART0 has two sources of interrupts: a Transmit Interrupt flag, TI0 (SCON0.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI0 (SCON0.0) set when reception of a data byte is complete. UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine; they must be cleared manually by software. This allows software to determine the cause of the UART0 interrupt (transmit complete or receive complete).




Figure 21.1. UART0 Block Diagram

C8051F060/1/2/3



## 21.1. UART0 Operational Modes

UART0 provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON0 register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 21.1.

Mode	Synchronization	Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK / 12	8	None
1	Asynchronous	Timer 1, 2, 3, or 4 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK / 32 or SYSCLK / 64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1, 2, 3, or 4 Overflow	9	1 Start, 1 Stop

### Table 21.1. UART0 Modes


### 21.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX0 pin. The TX0 pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 21.3).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. Eight data bits are transferred LSB first (see the timing diagram in Figure 21.2), and the TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the eighth bit time. Data reception begins when the REN0 Receive Enable bit (SCON0.4) is set to logic 1 and the RI0 Receive Interrupt Flag (SCON0.0) is cleared. One cycle after the eighth bit is shifted in, the RI0 flag is set and reception stops until software clears the RI0 bit. An interrupt will occur if enabled when either TI0 or RI0 are set.

The Mode 0 baud rate is SYSCLK / 12. RX0 is forced to open-drain in Mode 0, and an external pull-up will typically be required.

## Figure 21.2. UART0 Mode 0 Timing Diagram






## 21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if SM20 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.



### Figure 21.4. UART0 Mode 1 Timing Diagram

The baud rate generated in Mode 1 is a function of timer overflow, shown in Equation 21.1 and Equation 21.2. UART0 can use Timer 1 operating in *8-Bit Auto-Reload Mode*, or Timer 2, 3, or 4 operating in *Auto-reload Mode* to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a roll-over from all ones - (0xFF for Timer 1, 0xFFFF for Timer 2) - to zero) a clock is sent to the baud rate logic.

Timers 1, 2, 3, and 4 are selected as the baud rate source with bits in the SSTA0 register (see Figure 21.9). The transmit baud rate clock is selected using the S0TCLK1 and S0TCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

The Mode 1 baud rate equations are shown below, where T1M is bit4 of register CKCON, TH1 is the 8-bit reload register for Timer 1, and [RCAPnH, RCAPnL] is the 16-bit reload register for Timer 2, 3, or 4.

## Equation 21.1. Mode 1 Baud Rate using Timer 1

$$BaudRate = \left(\frac{2^{SMOD0}}{32}\right) \times \left(\frac{SYSCLK \times 12^{(T1M-1)}}{(256 - TH1)}\right)$$

## Equation 21.2. Mode 1 Baud Rate using Timer 2, 3, or 4

$$BaudRate = \frac{SYSCLK}{16 \times (65536 - [RCAPnH, RCAPnL])}$$

C8051F060/1/2/3



### 21.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Mode 2 supports multiprocessor communications and hardware address recognition (see Section 21.2). On transmit, the ninth data bit is determined by the value in TB80 (SCON0.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.


Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if RI0 is logic 0 and one of the following requirements are met:


- 1. SM20 is logic 0
- 2. SM20 is logic 1, the received 9th bit is logic 1, and the received address matches the UART0 address as described in Section 21.2.

If the above conditions are satisfied, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.

The baud rate in Mode 2 is either SYSCLK / 32 or SYSCLK / 64, according to the value of the SMOD0 bit in register SSTA0.

## Equation 21.3. Mode 2 Baud Rate






### Figure 21.5. UART0 Modes 2 and 3 Timing Diagram





Figure 21.6. UART0 Modes 1, 2, and 3 Interconnect Diagram



### 21.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 uses the Mode 2 transmission protocol with the Mode 1 baud rate generation. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The baud rate is derived from Timer 1 or Timer 2, 3, or 4 overflows, as defined by Equation 21.1 and Equation 21.2. Multiprocessor communications and hardware address recognition are supported, as described in Section 21.2.

C8051F060/1/2/3



### 21.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit and the built-in UART0 address recognition hardware. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0. UART0 will recognize as "valid" (i.e., capable of causing an interrupt) **two** types of addresses: (1) a *masked* address and (2) a *broadcast* address **at any given time**. Both are described below.

#### 21.2.1. Configuration of a Masked Address

The UART0 address is configured via two SFR's: SADDR0 (Serial Address) and SADEN0 (Serial Address Enable). SADEN0 sets the bit mask for the address held in SADDR0: bits set to logic 1 in SADEN0 correspond to bits in SADDR0 that are checked against the received address byte; bits set to logic 0 in SADEN0 correspond to "don't care" bits in SADDR0.

Example 1, SLAVE	E #1 E:	xample 2, SLA	<b>VE #2</b>	Example 3, SLAVE #3		
SADDR0 = 00	0110101 S.	ADDR0 =	= 00110101	SADDR0	= 00110101	
SADEN0 $= 00$	0001111 S.	ADEN0 =	= 11110011	SADEN0	= 11000000	
UART0 Address $= xy$	uAR UAR	T0 Address =	= 0011xx01	UART0 Address	= 00xxxxxx	

Setting the SM20 bit (SCON0.5) configures UART0 such that when a stop bit is received, UART0 will generate an interrupt only if the ninth bit is logic 1 (RB80 = '1') and the received data byte matches the UART0 slave address. Following the received address interrupt, the slave will clear its SM20 bit to enable interrupts on the reception of the following data byte(s). Once the entire message is received, the addressed slave resets its SM20 bit to ignore all transmissions until it receives the next address byte. While SM20 is logic 1, UART0 ignores all bytes that do not match the UART0 address and include a ninth bit that is logic 1.

### 21.2.2. Broadcast Addressing

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The broadcast address is the logical OR of registers SADDR0 and SADEN0, and '0's of the result are treated as "don't cares". Typically a broadcast address of 0xFF (hexadecimal) is acknowledged by all slaves, assuming "don't care" bits as '1's. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).


Example 4, SLAVE #1	Example 5, SLAVE #2	Example 6, SLAVE #3						
SADDR0 = 00110101	SADDR0 = 00110101	SADDR0 = 00110101						
SADEN0 = 00001111	SADEN0 = 11110011	SADEN0 = 11000000						
Broadcast Address = 00111111	Broadcast Address = 11110111	Broadcast Address = 11110101						
Where all ZEBOES in the Broadcast address are don't cares								


Where all ZEROES in the Broadcast address are don't cares.

Note in the above examples 4, 5, and 6, each slave would recognize as "valid" an address of 0xFF as a broadcast address. Also note that examples 4, 5, and 6 uses the same SADDR0 and SADEN0 register values as shown in the examples 1, 2, and 3 respectively (slaves #1, 2, and 3). Thus, a master could address each slave device individually using a masked address, and also broadcast to all three slave devices. For example, if a Master were to send an address "11110101", only slave #1 would recognize the address as valid. If a master were to then send an address of "1111111", all three slave devices would recognize the address as a valid broadcast address.









### 21.3. Frame and Transmission Error Detection

#### All Modes:

The Transmit Collision bit (TXCOL0 bit in register SCON0) reads '1' if user software writes data to the SBUF0 register while a transmit is in progress. Note that the TXCOL0 bit is also used as the SM20 bit when written by user software. This bit does not generate an interrupt.

#### Modes 1, 2, and 3:

The Receive Overrun bit (RXOV0 in register SCON0) reads '1' if a new data byte is latched into the receive buffer before software has read the previous byte. Note that the RXOV0 bit is also used as the SM10 bit when written by user software. The Frame Error bit (FE0 in register SCON0) reads '1' if an invalid (low) STOP bit is detected. Note that the FE0 bit is also used as the SM00 bit when written by user software. The RXOV0 and FE0 bits do not generate interrupts.



Oscillator frequency (MHz)	Divide Factor	Timer 1 Reload Value*	Timer 2, 3, or 4 Reload Value	Resulting Baud Rate (Hz)**
24.0	208	0xF3	0xFFF3	115200 (115384)
22.1184	192	0xF4	0xFFF4	115200
18.432	160	0xF6	0xFFF6	115200
11.0592	96	0xFA	0xFFFA	115200
3.6864	32	0xFE	0xFFFE	115200
1.8432	16	0xFF	0xFFFF	115200
24.0	832	0xCC	0xFFCC	28800 (28846)
22.1184	768	0xD0	0xFFD0	28800
18.432	640	0xD8	0xFFD8	28800
11.0592	348	0xE8	0xFFE8	28800
3.6864	128	0xF8	0xFFF8	28800
1.8432	64	0xFC	0xFFFC	28800
24.0	2496	0x64	0xFF64	9600 (9615)
22.1184	2304	0x70	0xFF70	9600
18.432	1920	0x88	0xFF88	9600
11.0592	1152	0xB8	0xFFB8	9600
3.6864	384	0xE8	0xFFE8	9600
1.8432	192	0xF4	0xFFF4	9600

### Table 21.2. Oscillator Frequencies for Standard Baud Rates

\* Assumes SMOD0=1 and T1M=1.

\*\* Numbers in parenthesis show the actual baud rate.



## Figure 21.8. SCON0: UART0 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
SM00	SM10	SM20	REN0	TB80	RB80	TI0	RIO	0000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Address: SFR Page:						
							STITTUBE						
Bits7-6:	SM00-SM1	0: Serial Po	ort Operation	Mode:									
	Write:												
	When writt	en, these bit	ts select the S	Serial Port C	peration Mc	de as follo	ows:						
	SM00	SM10	Mode										
	0	0		[ode 0: Sync	chronous Mc	de							
	0	1			T, Variable E								
	1	0			RT, Fixed Ba								
	1	1			T, Variable E								
					,								
	Reading the	ese bits retu	rns the curren	nt UART0 n	node as defir	ned above.							
Bit5:	SM20: Mul	tiprocessor	Communicat	tion Enable.									
			is dependent	t on the Seri	al Port Oper	ation Mod	e.						
		Mode 0: No effect.											
	Mode 1: Checks for valid stop bit.												
	0: Logic level of stop bit is ignored.												
	1: RIO will only be activated if stop bit is logic level 1.												
	Mode 2 and 3: Multiprocessor Communications Enable.												
	0: Logic level of ninth bit is ignored.												
	1: RI0 is set and an interrupt is generated only when the ninth bit is logic 1 and the received address matches the UART0 address or the broadcast address.												
Bit4:	REN0: Rec			0 address o	r the broadca	ist address	•						
5114.			es the UART	0 racaivar									
	0: UART0 1												
	1: UART0 1												
Bit3:	TB80: Nint	-											
511.5.				igned to the	ninth transm	ission bit i	in Modes 2 a	nd 3. It is not use					
	-		or cleared b	-									
Bit2:	RB80: Nint				I								
	The bit is as	ssigned the	logic level of	f the ninth b	it received in	n Modes 2	and 3. In Mo	de 1, if SM20 is					
	logic 0, RB	80 is assign	ed the logic	evel of the	received stop	bit. RB8	is not used ir	n Mode 0.					
Bit1:	TI0: Transn	nit Interrupt	Flag.										
	•	et by hardware when a byte of data has been transmitted by UART0 (after the 8th bit in Mode 0, or											
		at the beginning of the stop bit in other modes). When the UART0 interrupt is enabled, setting this bit											
		causes the CPU to vector to the UART0 interrupt service routine. This bit must be cleared manually											
	by software												
Bit0:	RI0: Receiv	-	-										
	•		•		•		•	he SM20 bit).					
	when the U	JAKI 0 intei	rupt is enabl	ed, setting t	nis bit cause	s the CPU	to vector to f	the UART0 inter					
			nis bit must b										

C8051F060/1/2/3



## Figure 21.9. SSTA0: UART0 Status and Clock Selection Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
FE0	RXOV0	TXCOL0	SMOD0	S0TCLK1	S0TCLK0	O SORCLK1	S0RCLK0	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Address: SFR Page:				
Bit7:	FE0: Frame										
	This flag ind 0: Frame Err 1: Frame Err		en detecte		is detected						
Bit6:	RXOV0: Receive Overrun Flag. <sup>†</sup>										
Dito:	This flag indicates new data has been latched into the receive buffer before software has read the pre- vious byte.										
	0: Receive overrun has not been detected. 1: Receive Overrun has been detected.										
Bit5:	TXCOL0: T	ransmit Colli	sion Flag.	ŧ							
	This flag ind progress.	licates user so	oftware ha	s written to	the SBUF0	register whi	le a transmis	ssion is in			
	0: Transmiss	ion Collisior	n has not b	een detected							
	1: Transmiss	ion Collision	n has been	detected.							
Bit4:	SMOD0: UA										
				-by-two fund	tion of the	UARTO bau	d rate logic f	for configurations			
	described in 0: UART0 b			anablad							
		aud rate divid	•								
Bits3-2:	UART0 Trat	nsmit Baud R	ate Clock	Selection B	its.						
	S0TCLK1	SOTCLKO	Serial 7	<b>Fransmit B</b> a	ud Rate C	Clock Source					
	0	0	Tin	ner 1 genera	tes UART0	TX Baud Ra	ate				
	0	1	Timer 2	Overflow g	enerates U	ART0 TX ba	ud rate				
	1	0	Timer 3	Overflow g	enerates U.	ART0 TX ba	ud rate				
	1	1	Timer 4	Overflow g	enerates U.	ART0 TX ba	ud rate				
Bits1-0:	UART0 Rec	eive Baud Ra	ate Clock S	Selection Bi	zs.						
	S0RCLK1	SORCLKO		Receive Bau							
	0	0		-		RX Baud Ra					
	0	1				ART0 RX ba					
	1	0				ART0 RX ba					
	1	1	Timer 4	Overflow g	enerates U.	ART0 RX ba	ud rate				
<sup>†</sup> Note: FI	E0, RXOV0, a	nd TXCOL0	are flags of	only, and no	interrupt is	s generated b	y these cond	itions.			



C8051F060/1/2/3

## Figure 21.10. SBUF0: UART0 Data Buffer Register






Figure 21.11. SADDR0: UART0 Slave Address Register



### Figure 21.12. SADEN0: UARTO Slave Address Enable Register







Notes



# **22. UART1**

UART1 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "22.1. Enhanced Baud Rate Generation" on page 262). Received data buffering allows UART1 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART1 has two associated SFRs: Serial Control Register 1 (SCON1) and Serial Data Buffer 1 (SBUF1). The single SBUF1 location provides access to both transmit and receive registers. Reading SBUF1 accesses the buffered Receive register; writing SBUF1 accesses the Transmit register.

With UART1 interrupts enabled, an interrupt is generated each time a transmit is completed (TI1 is set in SCON1), or a data byte has been received (RI1 is set in SCON1). The UART1 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART1 interrupt (transmit complete or receive complete).




Figure 22.1. UART1 Block Diagram

C8051F060/1/2/3



### 22.1. Enhanced Baud Rate Generation

The UART1 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 22.2), which is not user-accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.




Figure 22.2. UART1 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 273). The Timer 1 reload value should be set so that overflows will occur at two times the desired baud rate. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART1 baud rate is determined by Equation 22.1.

### **Equation 22.1. UART1 Baud Rate**

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$


Where  $TI_{CLK}$  is the frequency of the clock supplied to Timer 1, and TIH is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "23.1. Timer 0 and Timer 1" on page 271. A quick reference for typical baud rates and system clock frequencies is given in Table 22.1 through Table 22.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1 (see Section "23.1. Timer 0 and Timer 1" on page 271 for more details).

C8051F060/1/2/3



### 22.2. Operational Modes

UART1 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S1MODE bit (SCON1.7). Typical UART connection options are shown below.




## Figure 22.3. UART Interconnect Diagram

### 22.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX1 pin and received at the RX1 pin. On receive, the eight data bits are stored in SBUF1 and the stop bit goes into RB81 (SCON1.2).

Data transmission begins when software writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: RI1 must be logic 0, and if MCE1 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF1 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF1, the stop bit is stored in RB81 and the RI1 flag is set. If these conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set. An interrupt will occur if enabled when either TI1 or RI1 is set.



### Figure 22.4. 8-Bit UART Timing Diagram


C8051F060/1/2/3



### 22.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB81 (SCON1.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB81 (SCON1.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: (1) RI1 must be logic 0, and (2) if MCE1 is logic 1, the 9th bit must be logic 1 (when MCE1 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF1, the ninth bit is stored in RB81, and the RI1 flag is set to '1'. If the above conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set to '1'. A UART1 interrupt will occur if enabled when either TI1 or RI1 is set to '1'.



#### Figure 22.5. 9-Bit UART Timing Diagram





### 22.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE1 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB81 = 1) signifying an address byte has been received. In the UART interrupt handler, software should compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave should clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave should reset its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





C8051F060/1/2/3




R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
S1MODE	-	MCE1	REN1	TB81	RB81	TI1	RI1	01000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	
Bit7:	S1MODE: Se	rial Port 1 O	peration Mo	de.				
	This bit select							
	0: 8-bit UAR							
	1: 9-bit UAR	Г with Varial	ole Baud Rat	e.				
Bit6:	UNUSED. Re	ead = 1b. Wr	ite = don't ca	are.				
Bit5:	MCE1: Multi	processor Co	ommunicatio	n Enable.				
	The function	of this bit is	dependent of	n the Serial F	ort 0 Operati	ion Mode.		
	S1MODE = 0	: Checks for	valid stop b	it.				
	0: Lo	ogic level of	stop bit is ig	nored.				
	1: R	1 will only	be activated i	f stop bit is l	ogic level 1.			
	S1MODE = 1				able.			
			ninth bit is ig					
			an interrupt i	s generated	only when th	e ninth bit is	logic 1.	
Bit4:	REN1: Receiv							
	This bit enabl			ceiver.				
	0: UART1 rec							
	1: UART1 red							
Bit3:	TB81: Ninth							
	The logic leve						oit UART M	lode. It is no
	used in 8-bit V	UART Mode	. Set or clea	ared by softw	are as requir	red.		
Bit2:	RB81: Ninth							
	RB81 is assig	ned the valu	e of the STO	P bit in Mod	e 0; it is assi	gned the val	ue of the 9tl	h data bit in
	Mode 1.							
Bit1:	TI1: Transmit			_				
	Set by hardwa							
	Mode, or at th					· · · · · · · · · · · · · · · · · · ·		-
	enabled, settin	-			the UART1	interrupt ser	rvice routine	e. This bit
	must be clear							
Bit0:	RI1: Receive			1 . 1 .		IIADE1 (		<b>D</b> 1 1
	Set to '1' by l		•		•	· · · · · · · · · · · · · · · · · · ·		
	pling time). W							to vector to
	the UART1 ir	nterrupt servi	ce routine. T	his bit must	be cleared m	anually by s	oftware.	

# Figure 22.7. SCON1: Serial Port 1 Control Register











## Table 22.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator

	Frequency: 24.5 MHz										
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)				
	230400	-0.32%	106	SYSCLK	XX	1	0xCB				
L	115200	-0.32%	212	SYSCLK	XX	1	0x96				
from Osc.	57600	0.15%	426	SYSCLK	XX	1	0x2B				
ΞO	28800	-0.32%	848	SYSCLK / 4	01	0	0x96				
SYSCLK Internal	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9				
SYS Inte	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96				
$\mathbf{N}$	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96				
	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B				

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

### Table 22.2. Timer Settings for Standard Baud Rates Using an External Oscillator

	Frequency: 25.0 MHz										
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)				
	230400	-0.47%	108	SYSCLK	XX	1	0xCA				
с.	115200	0.45%	218	SYSCLK	XX	1	0x93				
from Osc.	57600	-0.01%	434	SYSCLK	XX	1	0x27				
	28800	0.45%	872	SYSCLK/4	01	0	0x93				
	14400	-0.01%	1736	SYSCLK/4	01	0	0x27				
SYSCLK External	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D				
S L	2400	0.45%	10464	SYSCLK / 48	10	0	0x93				
	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27				
в	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5				
from Osc.	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA				
	14400	0.45%	1744	EXTCLK / 8	11	0	0x93				
SYSCLK Internal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D				

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.



	Frequency: 22.1184 MHz									
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)			
	230400	0.00%	96	SYSCLK	XX	1	0xD0			
а.	115200	0.00%	192	SYSCLK	XX	1	0xA0			
from Osc.	57600	0.00%	384	SYSCLK	XX	1	0x40			
$\sim$	28800	0.00%	768	SYSCLK / 12	00	0	0xE0			
CL	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0			
SYSCLK External	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0			
$\sim$ $\sim$	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0			
	1200	0.00%	18432	SYSCLK / 48	10	0	0x40			
U	230400	0.00%	96	EXTCLK / 8	11	0	0xFA			
from Osc.	115200	0.00%	192	EXTCLK / 8	11	0	0xF4			
$\mathbf{U}$	57600	0.00%	384	EXTCLK / 8	11	0	0xE8			
YSCLk Internal	28800	0.00%	768	EXTCLK / 8	11	0	0xD0			
SYS Inte	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0			
$\mathbf{N}$	9600	0.00%	2304	EXTCLK / 8	11	0	0x70			

### Table 22.3. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

	Frequency: 18.432 MHz									
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M<sup>†</sup></b>	Timer 1 Reload Value (hex)			
	230400	0.00%	80	SYSCLK	XX	1	0xD8			
с.	115200	0.00%	160	SYSCLK	XX	1	0xB0			
from Osc.	57600	0.00%	320	SYSCLK	XX	1	0x60			
	28800	0.00%	640	SYSCLK / 4	01	0	0xB0			
CL	14400	0.00%	1280	SYSCLK / 4	01	0	0x60			
SYSCLK External	9600	0.00%	1920	SYSCLK / 12	00	0	0xB0			
S	2400	0.00%	7680	SYSCLK / 48	10	0	0xB0			
	1200	0.00%	15360	SYSCLK / 48	10	0	0x60			
u	230400	0.00%	80	EXTCLK / 8	11	0	0xFB			
from Osc.	115200	0.00%	160	EXTCLK / 8	11	0	0xF6			
	57600	0.00%	320	EXTCLK / 8	11	0	0xEC			
CL	28800	0.00%	640	EXTCLK / 8	11	0	0xD8			
SYSCLK Internal	14400	0.00%	1280	EXTCLK / 8	11	0	0xB0			
$\mathbf{v}$	9600	0.00%	1920	EXTCLK / 8	11	0	0x88			

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.



	Frequency: 11.0592 MHz									
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)			
	230400 115200	0.00%	48 96	SYSCLK SYSCLK	XX XX	1	0xE8 0xD0			
from Osc.	57600	0.00%	192	SYSCLK	XX	1	0xA0			
$\sim$	28800 14400	0.00%	384 768	SYSCLK SYSCLK / 12	XX 00	1	0x40 0xE0			
SYSCLK External	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0			
•1	2400 1200	0.00%	4608 9216	SYSCLK / 12 SYSCLK / 48	00	0	0x40 0xA0			
c	230400	0.00%	48	EXTCLK / 8	11	0	0xFD			
from Osc.	115200	0.00%	96	EXTCLK / 8	11	0	0xFA			
$\sim$	57600	0.00%	192	EXTCLK / 8	11	0	0xF4			
CL	28800	0.00%	384	EXTCLK / 8	11	0	0xE8			
SYSCLk Internal	14400	0.00%	768	EXTCLK / 8	11	0	0xD0			
$\mathbf{v}$	9600	0.00%	1152	EXTCLK / 8	11	0	0xB8			

### Table 22.5. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

Table 22.6. Tin	ner Settings for	Standard Baud Rates	Using an External Oscillator
-----------------	------------------	---------------------	------------------------------

			Frequ	ency: 3.6864	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)
	230400	0.00%	16	SYSCLK	XX	1	0xF8
g .	115200	0.00%	32	SYSCLK	XX	1	0xF0
from Osc.	57600	0.00%	64	SYSCLK	XX	1	0xE0
	28800	0.00%	128	SYSCLK	XX	1	0xC0
em CL	14400	0.00%	256	SYSCLK	XX	1	0x80
SYSCLK External	9600	0.00%	384	SYSCLK	XX	1	0x40
$\infty$ –	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0
	1200	0.00%	3072	SYSCLK / 12	00	0	0x80
u	230400	0.00%	16	EXTCLK / 8	11	0	0xFF
from Osc.	115200	0.00%	32	EXTCLK / 8	11	0	0xFE
	57600	0.00%	64	EXTCLK / 8	11	0	0xFC
	28800	0.00%	128	EXTCLK / 8	11	0	0xF8
SYSCLK Internal	14400	0.00%	256	EXTCLK / 8	11	0	0xF0
$\mathbf{v}$	9600	0.00%	384	EXTCLK / 8	11	0	0xE8

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.



# 23. TIMERS

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16-bit counter/timers compatible with those found in the standard 8051. Timer 2, Timer 3, and Timer 4 are 16-bit auto-reload and capture counter/timers for use with the ADC, DAC's, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timers 2, 3, and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a 50% duty-cycle square-wave (toggle output) at an external port pin.

Timer 0 and Timer 1 Modes:	Timer 2, 3, and 4 Modes:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Toggle Output
Two 8-bit counter/timers (Timer 0 only)	

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See Figure 23.6 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timers 2, 3, and 4 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

### 23.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "12.3.5. Interrupt Register Descriptions" on page 146); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 12.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently.

### 23.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 193 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 23.6).

C8051F060/1/2/3




Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is logic-level 1. Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "12.3.5. Interrupt Register Descriptions" on page 146), facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled

X = Don't Care

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1.



### Figure 23.1. T0 Mode 0 Block Diagram

#### 23.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



### 23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.




Figure 23.2. T0 Mode 2 Block Diagram

C8051F060/1/2/3



### 23.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 23.3. T0 Mode 3 Block Diagram



# Figure 23.4. TCON: Timer Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Addre	
							SFR Addre	
Bit7:	TF1: Timer 1	Overflow Fl	ag.					
	Set by hardwa					•	vare but is a	automatically
	cleared when			Timer 1 interr	upt service r	outine.		
	0: No Timer 1							
	1: Timer 1 has							
Bit6:	TR1: Timer 1		•					
	0: Timer 1 dis							
D:45.	1: Timer 1 ena							
Bit5:	TF0: Timer 0		0	wa This flag	r aan ha alaa	rad by coffy	wara but is a	utomotionlly
	Set by hardward cleared when						vare but is a	utomatically
	0: No Timer 0				upt service i	outifie.		
	1: Timer 0 has							
Bit4:	TR0: Timer 0							
2.0.0	0: Timer 0 dis		•					
	1: Timer 0 ena							
Bit3:	IE1: External	Interrupt 1.						
	This flag is se	t by hardwar	e when an e	dge/level of	type defined	by IT1 is d	etected. It c	an be cleared
	by software by	ut is automat	ically cleare	ed when the (	CPU vectors	to the Exter	nal Interrup	ot 1 service
	routine if IT1	= 1. This fla	g is the inve	erse of the /IN	NT1 signal.			
Bit2:	IT1: Interrupt	• •						
	This bit select		-		rupt will be f	falling-edge	sensitive o	r active-low.
	0: /INT1 is lev							
D'41	1: /INT1 is ed		falling-edg	e.				
Bit1:	IE0: External		. 1	1/11.6	· · · · 1. C · · · 1	1 170 . 1	1 T	11
	This flag is se by software bu							
	routine if IT0		•			to the Exter	nai menuj	of 0 service
Bit0:	ITO: Interrupt		-		10 signai.			
Dito.	This bit select	• •		1/INT0 inter	runt will be f	falling-edge	sensitive o	r active-low
	0: /INT0 is lev				apt will be i	anning eage	Sensitive o	
	1: /INT0 is ed							

C8051F060/1/2/3



## Figure 23.5. TMOD: Timer Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address SFR Page	
Bit7:	GATE1: Tit 0: Timer 1		Control. en TR1 = 1 irres	spective of /I	NT1 logic le	vel.		
			y when $TR1 = 1$					
Bit6:	C/T1: Cour	nter/Timer 1	Select.		-			
			ner 1 incremente					
			imer 1 increme	nted by high-	to-low trans	itions on ext	ternal input p	in (T1).
Bits5-4:			Mode Select.					
	These bits s	select the Ti	imer 1 operation	mode.				
	T1M1	T1M0	Mode					
	0	0	Mode	0: 13-bit cour	nter/timer			
	0	1	Mode	1: 16-bit cour	nter/timer			
	1	0	Mode 2: 8-bit of	counter/timer	with auto-re	eload		
	1	1	Mode	e 3: Timer 1 i	nactive			
Bit3:	GATE0: Ti							
			en TR $0 = 1$ irres			vel.		
			y when $TR0 = 1$	AND /INTO	= logic 1.			
Bit2:	C/T0: Cour							
			ner 0 incremente					. (22.0)
D: 1 0			imer 0 increme	nted by high-	to-low trans	itions on ext	ternal input p	ın (10).
Bits1-0:			Mode Select.					
	These bits s	select the T	imer 0 operation	mode.				
	T0M1	T0M0	Mode					
	<b>T0M1</b>	<b>T0M0</b> 0	Mode	0: 13-bit cou				
			Mode	D: 13-bit cour 1: 16-bit cour				
	0	0	Mode	1: 16-bit cou	nter/timer	eload		




# Figure 23.6. CKCON: Clock Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	T1M	T0M	-	SCA1	SCA0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address SFR Page	
Bits7-5:	UNUSED. I	Read $= 000b$	o, Write = don't	care.				
Bit4:	T1M: Timer		·					
	This select t	he clock so	urce supplied to	Timer 1. T	M is ignore	d when C/T	1 is set to log	gic 1.
	0: Timer 1 u	ses the cloc	k defined by th	e prescale bi	ts, SCA1-S	CA0.		-
	1: Timer 1 u	uses the syst	em clock.	-				
Bit3:	T0M: Timer	0 Clock Se	elect.					
	This bit sele	cts the cloc	k source suppli	ed to Timer	). T0M is ig	nored when	C/T0 is set t	o logic 1.
	0: Counter/7	Fimer 0 uses	s the clock defin	ned by the pi	escale bits,	SCA1-SCA	).	
	1: Counter/7	Fimer 0 uses	s the system clo	ock.				
Bit2:	UNUSED. I	Read = $0b$ , V	Write = don't ca	are.				
Bits1-0:			Prescale Bits					
			ivision of the cl	lock supplied	l to Timer 0	and/or Time	r 1 if config	ured to use
	prescaled cl	ock inputs.						
	SCA1	SCA0	Prescaled Cloc	k				
		0	Crustom ala	ck divided b	v 12			
	0	0	System clo	ck alviaea b	,			
	0	0		ock divided b				
	-	÷	System clo		y 4			


C8051F060/1/2/3




## Figure 23.7. TL0: Timer 0 Low Byte




### Figure 23.8. TL1: Timer 1 Low Byte



### Figure 23.9. TH0: Timer 0 High Byte



## Figure 23.10. TH1: Timer 1 High Byte





## 23.2. Timer 2, Timer 3, and Timer 4

Timers 2, 3, and 4 are 16-bit counter/timers, each formed by two 8-bit SFR's: TMRnL (low byte) and TMRnH (high byte) where n = 2, 3, and 4 for timers 2, 3, and 4 respectively. These timers feature auto-reload, capture, and toggle output modes with the ability to count up or down. Capture Mode and Auto-reload mode are selected using bits in the Timer 2, 3, and 4 Control registers (TMRnCN). Toggle output mode is selected using the Timer 2, 3, and 4 Configuration registers (TMRnCF). These timers may also be used to generate a square-wave at an external pin. As with Timers 0 and 1, Timers 2, 3, and 4 can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external input pin as its clock source. The Counter/Timer Select bit C/Tn bit (TMRnCN.1) configures the peripheral as a counter or timer. Clearing C/Tn configures the Timer to be in a timer mode (i.e., the system clock or transitions on an external pin as the input for the timer). When C/Tn is set to 1, the timer register. Refer to Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 193 for information on selecting and configuring external I/O pins for digital peripherals, such as the Tn pin. Timer 2 and 3 can be used to generate baud rates for UART 1, and Timers 1, 2, 3, or 4 may be used to generate baud rates for UART 0.

Timer 2, 3, and 4 can use either SYSCLK, SYSCLK divided by 2, SYSCLK divided by 12, an external clock divided by 8, or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/Tn bit (TnCON.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see Figure 23.14). When C/Tn is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/ timer register (i.e., configured as a counter).

### 23.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's respective Decrement Enable Bit (DCEN) in the Timer Configuration Register (See Figure 23.14) is set to '1', the timer can then count *up* or *down*. When DCEN = 1, the direction of the timer's count is controlled by the TnEX pin's logic level. When TnEX = 1, the counter/timer will count up; when TnEX = 0, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCEN = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCEN = 1. C8051F060/1/2/3

# Preliminary



### 23.2.2. Capture Mode

In Capture Mode, Timer 2, 3, and 4 will operate as a 16-bit counter/timer with capture facility. When the Timer External Enable bit (found in the TMRnCN register) is set to '1', a high-to-low transition on the TnEX input pin causes the 16-bit value in the associated timer (THn, TLn) to be loaded into the capture registers (RCAPnH, RCAPnL). If a capture is triggered in the counter/timer, the Timer External Flag (TMRnCN.6) will be set to '1' and an interrupt will occur if the interrupt is enabled. See Section "12.3. Interrupt Handler" on page 143 for further information concerning the configuration of interrupt sources.

As the 16-bit timer register increments and overflows TMRnH:TMRnL, the TFn Timer Overflow/Underflow Flag (TMRnCN.7) is set to '1' and an interrupt will occur if the interrupt is enabled. The timer can be configured to count down by setting the Decrement Enable Bit (TMRnCF.0) to '1'. This will cause the timer to decrement with every timer clock/count event and underflow when the timer transitions from 0x0000 to 0xFFFF. Just as in overflows, the Overflow/Underflow Flag (TFn) will be set to '1', and an interrupt will occur if enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RLn (TMRnCN.0) and the Timer 2, 3, and 4 Run Control bit TRn (TnCON.2) to logic 1. The Timer 2, 3, and 4 respective External Enable EXENn (TnCON.3) must also be set to logic 1 to enable a captures. If EXENn is cleared, transitions on TnEX will be ignored.




Figure 23.11. T2, 3, and 4 Capture Mode Block Diagram




### 23.2.3. Auto-Reload Mode

In Auto-Reload Mode, the counter/timer can be configured to count up or down and cause an interrupt/flag to occur upon an overflow/underflow event. When counting up, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) upon overflow/underflow, and the values in the Reload/Capture Registers (RCAPnH and RCAPnL) are loaded into the timer and the timer is restarted. When the Timer External Enable Bit (EXENn) bit is set to '1' and the Decrement Enable Bit (DCEN) is '0', a falling edge ('1'-to-'0' transition) on the TnEX pin (configured as an input in the digital crossbar) will cause a timer reload (in addition to timer overflows causing auto-reloads). When DCEN is set to '1', the state of the TnEX pin controls whether the counter/timer counts *up* (increments) or *down* (decrements), and will not cause an auto-reload or interrupt event. See Section 23.2.1 for information concerning configuration of a timer to count down.

When counting down, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) when the value in the timer (TMRnH and TMRnL registers) matches the 16-bit value in the Reload/Capture Registers (RCAPnH and RCAPnL). This is considered an underflow event, and will cause the timer to load the value 0xFFFF. The timer is automatically restarted when an underflow occurs.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RLn bit. Setting TRn to logic 1 enables and starts the timer.

In Auto-Reload Mode, the External Flag (EXFn) toggles upon every overflow or underflow and does not cause an interrupt. The EXFn flag can be thought of as the most significant bit (MSB) of a 17-bit counter.



### Figure 23.12. T2, 3, and 4 Auto-reload Mode Block Diagram

#### 23.2.4. Toggle Output Mode

Timer 2, 3, and 4 have the capability to toggle the state of their respective output port pins (T2, T3, or T4) to produce a 50% duty cycle waveform output. The port pin state will change upon the overflow or underflow of the respective timer (depending on whether the timer is counting up or down). The toggle frequency is determined by the clock





source of the timer and the values loaded into RCAPnH and RCAPnL. When counting DOWN, the auto-reload value for the timer is 0xFFFF, and underflow will occur when the value in the timer matches the value stored in RCAPnH:RCAPnL. When counting UP, the auto-reload value for the timer is RCAPnH:RCAPnL, and overflow will occur when the value in the timer transitions from 0xFFFF to the reload value.

To output a square wave, the timer is placed in reload mode (the Capture/Reload Select Bit in TMRnCN and the Timer/Counter Select Bit in TMRnCN are cleared to '0'). The timer output is enabled by setting the Timer Output Enable Bit in TMRnCF to '1'. The timer should be configured via the timer clock source and reload/underflow values such that the timer overflow/underflows at 1/2 the desired output frequency. The port pin assigned by the crossbar as the timer's output pin should be configured as a digital output (see Section "17. PORT INPUT/OUTPUT" on page 191). Setting the timer's Run Bit (TRn) to '1' will start the toggle of the pin. A Read/Write of the Timer's Toggle Output State Bit (TMRnCF.2) is used to read the state of the toggle output, or to force a value of the output. This is useful when it is desired to start the toggle of a pin in a known state, or to force the pin into a desired state when the toggle mode is halted.

### **Equation 23.1. Square Wave Frequency**

If timer is configured to count up:

$$F_{sq} = \frac{2}{F_{TCLK}} \cdot (65535 - RCAPn)$$

If timer is configured to count down:

$$F_{sq} = \frac{2}{F_{TCLK}} \cdot (RCAPn)$$



# Figure 23.13. TMRnCN: Timer 2, 3, and 4 Control Registers

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TFn	EXFn	-	-	EXENn	TRn	C/Tn	CP/RLn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
SFR Addre	ess: TMR2CN: 0x0	C8; TMR3CN: (	xC8; TMR4C1	N: 0xC8				1 Iudi essuore
SFR Pa	ge: TMR2CN: pag	e 0; TMR3CN:	page 1; TMR4	CN: page 2				
	TF	2						
Bit7:	TFn: Timer 2 Set by hardwa			erflow Flag. r overflows fro	om ØxFFFF	to 0x0000 1	underflows fr	om the valu
	•			FFF (in Auto-1				
	*			e Timer interru		· · · · · · · · · · · · · · · · · · ·		
	vector to the	Timer interru	pt service r	outine. This b	it is not auto	omatically c	leared by har	dware and
	must be clear	•						
Bit6:	EXFn: Timer							
				e or reload is c				
				n the Timer in				
	must be clear			e routine. This	s oft is not a	utomatically	y cleared by n	laruware an
Bit5-4:	Reserved.	cu by soliwa	10.					
Bit3:	EXENn: Tim	er 2. 3. and 4	External E	nable.				
				EX to trigger	captures, re	loads, and c	ontrol the dir	ection of th
				DECEN $= 1, T$				
	down when in	n Auto-reloa	d Mode. If H	EXENn = 1, T	nEX should	l be configu	red as a digita	ıl input.
	0: Transitions							
			X pin cause	capture, reloa	d, or contro	1 the direction	on of timer co	ount (up or
	down) as foll		<b>T</b> '.'		DCAL		<b>T</b> (	· 1
	-		I ransition o	n TnEX pin c	auses RCAI	PnH:RCAPr	iL to capture	timer value
	Auto-Reload		, 'O' transiti	ion causes relo	ad of timer	and sats the	FXEn Flag	
				l controls dire				
Bit2:	TRn: Timer 2					up of up	wiij.	
	This bit enabl			e Timer.				
	0: Timer disa		1					
	1: Timer enab			g.				
Bit1:	C/Tn: Counte							
				d by clock def	•	`		
				ted by high-to	-low transiti	ions on exte	rnal input pir	l <b>.</b>
Bit0:	CP/RLn: Cap							
	0: Timer is in			ctions in capt	ure or auto-	reload mode	ð.	
	1: Timer is in							
	1. 111101 15 111	Supture 1910						

C8051F060/1/2/3



## Figure 23.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers


			R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	TnM1	TnM0	TOGn	TnOE	DCEN	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addr	ess: TMR2CF: 0xC	9; TMR3CF: 02	xC9; TMR4CF:	0xC9				
SFR F	Page TMR2CF: page	e 0; TMR3CF: j	page 1; TMR4C	F: page 2				
Bit7-5:	Reserved.							
Bit4-3:	TnM1 and Tn							
	Bits used to se							
	SYSCLK div	•		ernal clock s	signal routed	to Tn (port p	pin) divided	by 8. Clock
	source is sele		ws:					
	00: SYSCLK							
	01: SYSCLK							
	10: EXTERN		/8					
	11: SYSCLK							
Bit2:	TOGn: Toggl	1					0.1	
	When timer is				be used to r	ead the state	of the outpu	it, or can be
<b>D</b> 1.4	written to in c			the output.				
Bit1:	TnOE: Timer	-		00/ 1				
	This bit enabl						ssigned exte	rnal port pi
	<u>NOTE</u> : A time	er is configu	red for Squa	re Wave Outp	out as follow.	s:		
	CP/RLn = 0							
	C/Tn = 1							
	TnOE = 1		/6 "6		,,	202)		
	Load RCAPn						OUTDUTY	
	Configure Por						OUTPUT"	on page 19
	0: Output of t					-		
Bit0:	1: Output of t DCEN: Decre			Timers's assi	gned port pli	n.		
B110:	This bit enabl			an darrin ag d	atomain ad ha	the state of	TeFV	
	0: Timer will		-		•	The state of	TIEA.	
	1: Timer will	1 '	0			as follows:		
			timer counts			as follows.		
		,	timer counts					
	11 11	127 - 1, the	unici coulits	01.				



## Figure 23.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addres	s: RCAP2L: 0xCA	; RCAP3L: 0	xCA; RCAP4L:	0xCA				
SFR Page	e: RCAP2L: page	0. RCAP3L: r	age 1. RCAP4L	· nage 2				
Siltiug	e. Reni 22. puge	o, norn 52. p	uge i, iterii iE	. puge 2				
	DCAD2 2	1 41	2 2 1 4 6					
	RCAP2, 3, and							
	The RCAP2, 3	3, and 4L re	gister capture	es the low by	te of Timer 2	2, 3, and 4 w	hen Timer 2	2, 3, and 4 is
	configured in	canture mo	de When Tin	ner 2 3 and	4 is configur	ed in auto-re	eload mode	it holds the
	-	e reload val		1101 2, 3, and	+ 15 configur	cu ili auto iv	fload mode,	it notus the

### Figure 23.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte




### Figure 23.17. TMRnL: Timer 2, 3, and 4 Low Byte

Bit7     Bit6     Bit5     Bit4     Bit3     Bit2     Bit1     Bit0       SFR Address: TMR2L: 0xCC; TMR3L: 0xCC; TMR4L: 0xCC	00000000
SFR Address: TMR2L: 0xCC; TMR3L: 0xCC; TMR4L: 0xCC	
SFR Page: TMR2L: page 0; TMR3L: page 1; TMR4L: page 2	
Dite 7.0. TI 2.2 and 4. Timor 2.2 and 4 Law Date	
Sits 7-0: TL2, 3, and 4: Timer 2, 3, and 4 Low Byte.	
The TL2, 3, and 4 register contains the low byte of the 16-bit Timer 2, 3, and 4	

C8051F060/1/2/3




# Figure 23.18. TMRnH Timer 2, 3, and 4 High Byte





# 24. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. PCA0 consists of a dedicated 16-bit counter/timer and six 16-bit capture/ compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 193). The counter/timer is driven by a programmable timebase that can select between six inputs as its source: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI line. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each is described in Section 24.2). The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 24.1.





C8051F060/1/2/3




### 24.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 24.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

		1401	c 24.1.1 CA Thirdbase Input Options
CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8 (synchronized with system clock)

Table 24.1. PCA Timebase Input Options	<b>Table 24.1</b>	. PCA Time	base Input	<b>Options</b>
--	-------------------	------------	------------	----------------





## 24.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.


Table 24.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA0 capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 24.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
X	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	0	1	1	Х	Frequency Output
0	1	0	0	0	0	1	0	8-Bit Pulse Width Modulator
1	1	0	0	0	0	1	0	16-Bit Pulse Width Modulator

 Table 24.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

X = Don't Care





© 2003 Cygnal Integrated Products, Inc. DS007-1.0-APR03






#### 24.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes PCA0 to capture the value of the PCA0 counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.

## Figure 24.4. PCA Capture Mode Diagram




Note: The signal at CEXn must be high or low for at least 2 system clock cycles in order to be valid.



### 24.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.











#### 24.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.







## 24.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 24.1.

## **Equation 24.1. Square Wave Frequency Output**

$$F_{sqr} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA0 counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.




Figure 24.7. PCA Frequency Output Mode

C8051F060/1/2/3



#### 24.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA0 counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA0 counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be high. When the count value in PCA0L overflows, the CEXn output will be low (see Figure 24.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCA0H) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 24.2.

#### Equation 24.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$ 




Figure 24.8. PCA 8-Bit PWM Mode Diagram




### 24.2.6. 16-Bit Pulse Width Modulator Mode

Each PCA0 module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA0 clocks for the low time of the PWM signal. When the PCA0 counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA0 CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, CCFn should also be set to logic 1 to enable match interrupts. The duty cycle for 16-Bit PWM Mode is given by

### Equation 24.3. 16-Bit PWM Duty Cycle

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$ 



#### Figure 24.9. PCA 16-Bit PWM Mode



## 24.3. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of PCA0.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address SFR Page	
Bit7:	CF: PCA Con Set by hardw Counter/Time interrupt serv software.	are when the er Overflow (	PCA0 Cour (CF) interrup	nter/Timer ov ot is enabled,	setting this b	oit causes th	e CPU to vec	tor to the C
Bit6:	CR: PCA0 C This bit enab 0: PCA0 Cou 1: PCA0 Cou	les/disables t inter/Timer d	he PCA0 Co isabled.					
Bit5:	CCF5: PCA0 This bit is set ting this bit c cally cleared	Module 5 C by hardware auses the CP	apture/Comj e when a mat U to vector t	tch or captur to the CCF in	nterrupt servi		1	· · · ·
Bit4:	CCF4: PCA0 This bit is set ting this bit c cally cleared	Module 4 C by hardware auses the CP	apture/Comj e when a mat U to vector t	pare Flag. tch or captur to the CCF in	e occurs. Wh nterrupt servi			
Bit3:	CCF3: PCA0 This bit is set ting this bit c cally cleared	Module 3 C by hardware auses the CP	apture/Comj e when a mat U to vector t	pare Flag. tch or captur to the CCF in	e occurs. Wh nterrupt servi			
Bit2:	CCF2: PCA0 This bit is set ting this bit c cally cleared	Module 2 C by hardware auses the CP by hardware	apture/Comp when a mat U to vector t and must be	pare Flag. tch or captur to the CCF in the cleared by s	e occurs. Wh nterrupt servi			
Bit1:	CCF1: PCA0 This bit is set ting this bit c cally cleared	by hardware auses the CP by hardware	when a mat U to vector t and must be	tch or captur to the CCF in cleared by s	nterrupt servi			
Bit0:	CCF0: PCA0 This bit is set ting this bit c	by hardware	e when a mat	tch or captur				

## Figure 24.10. PCA0CN: PCA Control Register



## Figure 24.11. PCA0MD: PCA0 Mode Register

R/W	R/W	R/W	R/	W R/W	R/W	R/W	R/W	Reset Value				
CIDL	-	-	-	CPS2	CPS1	CPS0	ECF	00000000				
Bit7	Bit6	Bit5	Bi	4 Bit3	Bit2	Bit1	Bit0					
							SFR Addres SFR Page					
Bit7:	CIDL: PCA	CIDL: PCA0 Counter/Timer Idle Control.										
	Specifies PCA0 behavior when CPU is in Idle Mode.											
	0: PCA0 cc	0: PCA0 continues to function normally while the system controller is in Idle Mode.										
	1		-	while the system	controller is	in Idle Mode	•					
Bits6-4:		Read $= 000$	·									
Bits3-1:	CPS2-CPS	0: PCA0 Co	ounter/Tin	er Pulse Select.								
	These bits select the timebase source for the PCA0 counter											
	CPS2 CPS1 CPS0 Timebase											
	0	0	0	System clock di	vided by 12							
	0	0	1	System clock di	vided by 4							
	0	1	0	Timer 0 overflo	W							
	0	1	1	High-to-low trat by 4)	nsitions on EQ	CI (max rate	= system cl	ock divided				
	1	0	0	System clock								
	1	0	1	External clock of	livided by 8†							
	1	1	0	Reserved								
	1	1	1	Reserved								
Bit0: †Note:	1       1       1       Reserved         ECF: PCA Counter/Timer Overflow Interrupt Enable.         This bit sets the masking of the PCA0 Counter/Timer Overflow (CF) interrupt.         0: Disable the CF interrupt.         1: Enable a PCA0 Counter/Timer Overflow interrupt request when CF (PCA0CN.7) is set.         External clock divided by 8 is synchronized with the system clock, and external clock must be less than or equal to the system clock frequency to operate in this mode.											

C8051F060/1/2/3




## Figure 24.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
PWM16r	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	EECFn	0000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-	
SFR Address: PCA0CPM0: 0xDA, PCA0CPM1: 0xDB, PCA0CPM2: 0xDC, PCA0CPM3: 0xDD, PCA0CPM4: 0xDE, PCA0CPM5: 0xDF SFR Page: PCA0CPM0: page 0, PCA0CPM1: page 0, PCA0CPM2: page 0, PCA0CPM3: 0, PCA0CPM4: page 0, PCA0CPM5: page 0									
SFR Pag	e: PCA0CPM0: p	age 0, PCA0CP	PM1: page 0, PC	A0CPM2: page	e 0, PCA0CPM3	3: 0, PCA0CPM	4: page 0, PCA	0CPM5: page 0	
		1.001 1							
Bit7:	PWM16n: 16				1.1.7	1 · 11 1			
	This bit selec		de when Puls	se Width Mo	dulation mo	de 1s enabled	(PWMn = 1)	l ).	
	0: 8-bit PWN								
);+C.	1: 16-bit PW		action Enchl						
Bit6:	ECOMn: Con					dula n			
	This bit enabled.	les/disables	the comparat	or function I	of PCA0 III0	dule II.			
	1: Enabled.								
Bit5:	CAPPn: Capt	ture Positive	Function En	ahle					
JILJ.	This bit enab				for PCA0 m	odule n			
	0: Disabled.		life positive e	age capture	101 1 0710 11	odule II.			
	1: Enabled.								
Bit4:	CAPNn: Cap	ture Negativ	e Function E	nable.					
	This bit enab				for PCA0 m	odule n.			
	0: Disabled.		8	<b>8</b>					
	1: Enabled.								
Bit3:	MATn: Matel	h Function E	nable.						
	This bit enab	les/disables t	the match fur	nction for PC	CA0 module	n. When ena	bled, matche	es of the	
	PCA0 counte	r with a mod	lule's capture	compare re	gister cause f	the CCFn bit	in PCA0MI	D register to	
	be set to logic		-	•	-			•	
	0: Disabled.								
	1: Enabled.								
Bit2:	TOGn: Toggl								
	This bit enab								
	PCA0 counte		-	-	-	-			
	gle. If the PW	/Mn bit is al	so set to logi	c 1, the mod	ule operates	in Frequency	V Output Mo	de.	
	0: Disabled.								
	1: Enabled.								
Bit1:	PWMn: Pulse								
	This bit enab								
	lated signal is	1	1						
	if PWM16n1	ogic 1. If the	e TOGn bit is	also set, the	module ope	rates in Freq	uency Outpu	it Mode.	
	0: Disabled.								
2:40.	1: Enabled.		• Ele • Intern						
Bit0:	ECCFn: Capt This bit sets t	-	0	1	Elac (CCEn)	intonnat			
		0	-	re/Compare	Flag (CCFn)	interrupt.			
	0: Disable CO 1: Enable a C	-		errunt reque	t when CCF	n is set			
		apture/Colli	pare r lag illu	inup: reque		11 15 501.			



## Figure 24.13. PCA0L: PCA0 Counter/Timer Low Byte



### Figure 24.14. PCA0H: PCA0 Counter/Timer High Byte







## Figure 24.15. PCA0CPLn: PCA0 Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
								00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-		
SFR Addre	ss: PCA0CPL0: 07	KFB, PCA0CPL	1: 0xFD, PCA0	CPL2: 0xE9, PC	CA0CPL3: 0xEl	B, PCA0CPL4:	0xED, PCA0C	PL5: 0xE1		
SFR Page	e: PCA0CPL0: pa	ige 0, PCA0CP	L1: page 0, PCA	OCPL2: page 0,	PCA0CPL3: pa	age 0, PCA0CPI	L4: page 0, PCA	AOCPL5: page 0		
\										
Bits7-0:	Bits7-0: PCA0CPLn: PCA0 Capture Module Low Byte. The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture module n.									

## Figure 24.16. PCA0CPHn: PCA0 Capture Module High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Addres	s: PCA0CPH0: 0	xFC, PCA0CPH	H1: 0xFD, PCA	OCPH2: 0xEA,	PCA0CPH3: 0	xEC, PCA0CPI	H4: 0xEE, PCA	0CPH5: 0xE2
SFR Pag	e: PCA0CPH0: p	age 0, PCA0CP	H1: page 0, PC	A0CPH2: page	0, PCA0CPH3	page 0, PCA0	CPH4: page 0, I	PCA0CPH5: page 0
Bits7-0:	PCA0CPHn:	-		•••				
	The PCA0CE	PHn register	holds the hig	gh byte (MS	B) of the 16-	bit capture r	nodule n.	



## **25.** JTAG (IEEE 1149.1)

Each MCU has an on-chip JTAG interface and logic to support boundary scan for production and in-system testing, Flash read/write operations, and non-intrusive in-circuit debug. The JTAG interface is fully compliant with the IEEE 1149.1 specification. Refer to this specification for detailed descriptions of the Test Interface and Boundary-Scan Architecture. Access of the JTAG Instruction Register (IR) and Data Registers (DR) are as described in the Test Access Port and Operation of the IEEE 1149.1 specification.

The JTAG interface is accessed via four dedicated pins on the MCU: TCK, TMS, TDI, and TDO.

Through the 16-bit JTAG Instruction Register (IR), any of the eight instructions shown in Figure 25.1 can be commanded. There are three DR's associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the MCU.

							Reset Value 0x0000		
Bit15						Bit0			
IR Value	Instruction			Descriptio	on				
0x0000	EXTEST	Selects the Boundar	elects the Boundary Data Register for control and observability of all device pins						
0x0002	SAMPLE/	Selects the Boundary Data Register for observability and presetting the scan-pa							
0X0002	PRELOAD			latches					
0x0004	IDCODE		Selects device ID Register						
0xFFFF	BYPASS		Select	s Bypass Da	ta Register				
0x0082	Flash Control	Selects FLASHCON	U		the interface HDAT Regis	<b>U</b> 1	nds to reads		
0x0083	Flash Data	Selects FLASH	IDAT Regis	ter for reads	and writes to	the Flash m	iemory		
0x0084	Flash Address	Selects FLASHADR Register which holds the address of all Flash read, write, and erase operations							
0x0085	Flash Scale	Selects FLASHSCL Register which controls the Flash one-shot timer and read- always enable							
II				urituys onu					

#### Figure 25.1. IR: JTAG Instruction Register

C8051F060/1/2/3



#### 25.1. Boundary Scan

The DR in the Boundary Scan path is a 126-bit shift register for the C8051F060/2 and a 118-bit shift register for the C8051F061/3. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

#### Table 25.1. Boundary Data Register Bit Definitions (C8051F060/2)

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target					
0	Capture	Reset Enable from MCU					
	Update	Reset Enable to /RST pin					
1	Capture	Reset Input from /RST pin					
	Update	Not used					
2	Capture	CAN RX Output Enable to pin					
	Update	CAN RX Output Enable to pin					
3	Capture	CAN RX Input from pin					
	Update	CAN RX Output to pin					
4	Capture	CAN TX Output Enable to pin					
	Update	CAN TX Output Enable to pin					
5	Capture	CAN TX Input from pin					
	Update	CAN TX Output to pin					
6	Capture	External Clock from XTAL1 pin					
	Update	Not used					
7	Capture	Weak Pullup Enable from MCU					
	Update	Weak Pullup Enable to Port Pins					
8, 10, 12, 14, 16, 18,	Capture	P0.n output enable from MCU (e.g. Bit $8 = P0.0$ , Bit $10 = P0.1$ , etc.)					
20, 22	Update	P0.n output enable to pin (e.g. Bit $8 = P0.00e$ , Bit $10 = P0.10e$ , etc.)					
9, 11, 13, 15, 17, 19,	Capture	P0.n input from pin (e.g. Bit 9 = P0.0, Bit 11 = P0.1, etc.)					
21, 23	Update	P0.n output to pin (e.g. Bit 9 = P0.0, Bit 11 = P0.1, etc.)					
24, 26, 28, 30, 32,	Capture	P1.n output enable from MCU (follows P0.n numbering scheme)					
34, 36, 38	Update	P1.n output enable to pin (follows P0.n numbering scheme)					
25, 27, 29, 31, 33,	Capture	P1.n input from pin (follows P0.n numbering scheme)					
35, 37, 39	Update	P1.n output to pin (follows P0.n numbering scheme)					
40, 42, 44, 46, 48,	Capture	P2.n output enable from MCU (follows P0.n numbering scheme)					
50, 52, 54	Update	P2.n output enable to pin (follows P0.n numbering scheme)					
41, 43, 45, 47, 49,	Capture	P2.n input from pin (follows P0.n numbering scheme)					
51, 53, 55	Update	P2.n output to pin (follows P0.n numbering scheme)					
56, 58, 60, 62, 64,	Capture	P3.n output enable from MCU (follows P0.n numbering scheme)					
66, 68, 70	Update	P3.n output enable to pin (follows P0.n numbering scheme)					
57, 59, 61, 63, 65,	Capture	P3.n input from pin (follows P0.n numbering scheme)					
67, 69, 71	Update	P3.n output to pin (follows P0.n numbering scheme)					
72, 74, 76	Capture	P4.5, P4.6, P4.7 (respectively) output enable from MCU					
	Update	P4.5, P4.6, P4.7 (respectively) output enable to pin					
73, 75, 77	Capture	P4.5, P4.6, P4.7 (respectively) input from pin					
	Update	P4.5, P4.6, P4.7 (respectively) output to pin					
78, 80, 82, 84, 86,	Capture	P5.n output enable from MCU (follows P0.n numbering scheme)					
88, 90, 92	Update	P5.n output enable to pin (follows P0.n numbering scheme)					
79, 81, 83, 85, 87,	Capture	P5.n input from pin (follows P0.n numbering scheme)					
89, 91, 93	Update	P5.n output to pin (follows P0.n numbering scheme)					



### Table 25.1. Boundary Data Register Bit Definitions (C8051F060/2)

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target				
94, 96, 98, 100, 102,	Capture	P6.n output enable from MCU (follows P0.n numbering scheme)				
104, 106, 108	Update	P6.n output enable to pin (follows P0.n numbering scheme)				
95, 97, 99, 101, 103,	Capture	P6.n input from pin (follows P0.n numbering scheme)				
105, 107, 109	Update	P6.n output to pin (follows P0.n numbering scheme)				
110, 112, 114, 116,	Capture	P7.n output enable from MCU (follows P0.n numbering scheme)				
118, 120, 122, 124	Update	P7.n output enable to pin (follows P0.n numbering scheme)				
111, 113, 115, 117,	Capture	P7.n input from pin (follows P0.n numbering scheme)				
119, 121, 123, 125	Update	P7.n output to pin (follows P0.n numbering scheme)				



## Table 25.2. Boundary Data Register Bit Definitions (C8051F061/3)

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target					
0	Capture	Not used					
	Update	Not used					
1	Capture	Not used					
	Update	Not used					
2	Capture	CAN RX Output Enable to pin					
	Update	CAN RX Output Enable to pin					
3	Capture	CAN RX Input from pin					
	Update	CAN RX Output to pin					
4	Capture	CAN TX Output Enable to pin					
	Update	CAN TX Output Enable to pin					
5	Capture	CAN TX Input from pin					
	Update	CAN TX Output to pin					
6	Capture	External Clock from XTAL1 pin					
	Update	Not used					
7	Capture	Weak Pullup Enable from MCU					
	Update	Weak Pullup Enable to Port Pins					
8, 10, 12, 14, 16, 18,	Capture	P0.n output enable from MCU (e.g. Bit $8 = P0.0$ , Bit $10 = P0.1$ , etc.)					
20, 22	Update	P0.n output enable to pin (e.g. Bit $8 = P0.00e$ , Bit $10 = P0.10e$ , etc.)					
9, 11, 13, 15, 17, 19,	Capture	P0.n input from pin (e.g. Bit 9 = P0.0, Bit 11 = P0.1, etc.)					
21, 23	Update	P0.n output to pin (e.g. Bit 9 = P0.0, Bit 11 = P0.1, etc.)					
24, 26, 28, 30, 32,	Capture	P1.n output enable from MCU (follows P0.n numbering scheme)					
34, 36, 38	Update	P1.n output enable to pin (follows P0.n numbering scheme)					
25, 27, 29, 31, 33,	Capture	P1.n input from pin (follows P0.n numbering scheme)					
35, 37, 39	Update	P1.n output to pin (follows P0.n numbering scheme)					
40, 42, 44, 46, 48,	Capture	P2.n output enable from MCU (follows P0.n numbering scheme)					
50, 52, 54	Update	P2.n output enable to pin (follows P0.n numbering scheme)					
41, 43, 45, 47, 49,	Capture	P2.n input from pin (follows P0.n numbering scheme)					
51, 53, 55	Update	P2.n output to pin (follows P0.n numbering scheme)					
56, 58, 60, 62, 64,	Capture	P3.n output enable from MCU (follows P0.n numbering scheme)					
66, 68, 70	Update	P3.n output enable to pin (follows P0.n numbering scheme)					
57, 59, 61, 63, 65,	Capture	P3.n input from pin (follows P0.n numbering scheme)					
67, 69, 71	Update	P3.n output to pin (follows P0.n numbering scheme)					
72	Capture	Reset Enable from MCU					
	Update	Reset Enable to /RST pin					
73	Capture	Reset Input from /RST pin					
	Update	Not used					
74, 76, 78, 80, 82, 84	Capture	P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) output enable from MCU <sup>†</sup>					
	Update	P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) output enable to pin†					
75, 77, 79, 81, 83, 85	-	P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) input from pin†					
	Update	P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) output to pin†					
86, 88, 90, 92, 94,	Capture	P6.n output enable from MCU (follows P0.n numbering scheme)†					
96, 98, 100	Update	P6.n output enable to pin (follows P0.n numbering scheme)†					



## Table 25.2. Boundary Data Register Bit Definitions (C8051F061/3)

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target		
87, 89, 91, 93, 95,	Capture	P6.n input from pin (follows P0.n numbering scheme) <sup>†</sup>		
97, 99, 101	Update	P6.n output to pin (follows P0.n numbering scheme)†		
102, 104, 106, 108,	Capture	P7.n output enable from MCU (follows P0.n numbering scheme)†		
110, 112, 114, 116	Update	P7.n output enable to pin (follows P0.n numbering scheme)†		
103, 105, 107, 109,	Capture	P7.n input from pin (follows P0.n numbering scheme) <sup>†</sup>		
111, 113, 115, 117	111, 113, 115, 117 Update P7.n output to pin (follows P0.n numbering scheme)†			
† Not connected to pi	ns in this d	evice package.		

#### **25.1.1. EXTEST Instruction**

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the Weak Pullup feature. All inputs to on-chip logic are set to logic 1.

#### **25.1.2. SAMPLE Instruction**

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scanpath latches.

#### **25.1.3. BYPASS Instruction**

The BYPASS instruction is accessed via the IR. It provides access to the standard JTAG Bypass data register.

#### **25.1.4. IDCODE Instruction**

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

## Figure 25.2. DEVICEID: JTAG Device ID Register

Ver	sion	Part N	umber	Manufa	cturer ID	1	Reset Value 0xn0006243			
Bit31	Bit28	Bit27	Bit12	Bit11	Bit1	Bit0				
Version = 00	Version = 0000b									
Part Number	$r = 0000 \ 000$	0 0000 0110	b (C8051F06	60/1/2/3)						
Manufacture	Manufacturer ID = 0010 0100 001b (Cygnal Integrated Products)									



### 25.2. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation
0x	Poll
10	Read
11	Write

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/ out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is busy.

Outgoing data from the indirect Data Register has the following format:

19	18:1	0
0	ReadData	Busy

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the results from a byte-read requires 9 bit shifts (Busy + 8 bits).



## Figure 25.3. FLASHCON: JTAG Flash Control Register

								Reset Value	
WRMD3	WRMD2	WRMD1	WRMD0	RDMD3	RDMD2	RDMD1	RDMD0	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
This regist	er determines	how the Flas	h interface lo	ogic will resp	ond to reads	s and writes t	to the FLASH	IDAT	
Register.									
Bits7-4:	WRMD3-0: V								
	The Write Mo			w the interfa	ce logic resp	onds to writ	es to the FLA	SHDAT	
	Register per t	U							
							but is otherw		
							ory address b	by the	
		-			•	one when co	-		
							he Flash page		
							erase to occu		
							the entire use	-	
	(All other val	· · · · · · · · · · · · · · · · · · ·		<b>*</b> 1	for Reserve	d area 0x/C	00 - 0x7FFF)	•	
Bits3-0:	RDMD3-0: R			serveu.)					
Dits5-0.	The Read Mo			w the interfac	e logic resp	ands to reads	to the FLAS	HDAT Reg	
					te logie resp	Silus to reads		ind in Reg-	
	ister per the following values: 0000: A FLASHDAT read provides the data in the FLASHDAT register, but is otherwise ignored.								
	0001: A FLASHDAT read initiates a read of the byte addressed by the FLASHADR register if r								
	operation is currently active. This mode is used for block reads.						8		
	-		•				HADR only	if no	
							een read from		
	FLA	SHDAT. Thi	s mode allow	vs single byt	es to be read	(or the last b	oyte of a bloc	k) without	
	initia	ating an extra	ı read.						
	(All other val	ues for RDM	ID3-0 are res	served.)					





## Figure 25.5. FLASHADR: JTAG Flash Address Register

								Reset Value	
								0x0000	
Bit15							Bit0		
after each re	This register holds the address for all JTAG Flash read, write, and erase operations. This register autoincrements after each read or write, regardless of whether the operation succeeded or failed. Bits15-0: Flash Operation 16-bit Address.								

## Figure 25.4. FLASHDAT: JTAG Flash Data Register

								Reset Value	
								0000000000	
Bit9	· · ·						Bit0	-	
This register is used to read or write data to the Flash memory across the JTAG interface.									
Bits9-2:	DATA7-0: Flas	h Data Byt	e.						
Bit1:	FAIL: Flash Fail Bit.								
	0: Previous Flash memory operation was successful.								
	1: Previous Flash memory operation failed. Usually indicates the associated memory location was locked.								
Bit0:	BUSY: Flash Busy Bit.								
	0: Flash interface logic is not busy.								
	1: Flash interface logic is processing a request. Reads or writes while BUSY = 1 will not								
	initiate another	operation							



## 25.3. Debug Support

Each MCU has on-chip JTAG and debug logic that provides non-intrusive, full speed, in-circuit debug support using the production part installed in the end application, via the four pin JTAG I/F. Cygnal's debug system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain synchronized) while debugging. The Watchdog Timer (WDT) is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F060DK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with each MCU in the C8051F06x family. Each kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. The kit also includes an RS-232 to JTAG interface module referred to as the Serial Adapter. There is also a target application board with a C8051F060 installed. RS-232 and JTAG cables and wall-mount power supply are also included.

C8051F060/1/2/3



## Disclaimers

**Life support**: These products are not designed for use in life support appliances or systems where malfunction of these products can reasonably be expected to result in personal injury. Cygnal Integrated Products customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Cygnal Integrated Products for any damages resulting from such applications.

**Right to make changes:** Cygnal Integrated Products reserves the right to make changes, without notice, in the products, including circuits and/or software, described or contained herein in order to improve design and/or performance. Cygnal Integrated Products assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work infringement, unless otherwise specified.

## CYGNAL INTEGRATED PRODUCTS 4301 Westbank Drive Suite B-100 Austin, TX 78746 <u>www.cygnal.com</u>

CIP-51 is a trademark of Cygnal Integrated Products, Inc. MCS-51 and SMBus are trademarks of Intel Corporation. SPI is a trademark of Motorola, Inc.

I<sup>2</sup>C is a trademark of Philips Semiconductor.