## VIDEO AMP MERGED OSD PROCESSOR

The S1D2514X01 is a very high frequency video amplifier \& wide range OSD processor 1 chip system with $I^{2} \mathrm{C}$ Bus control used in monitors. It contains 3 matched $R / G / B$ video amplifiers with OSD processor and provides flexible interfacing to $\mathrm{I}^{2} \mathrm{C}$ Bus controlled adjustment systems.

32-DIP-600A


## FUNCTIONS

- R/G/B video amplifier
- OSD processor
- $\quad \mathrm{I}^{2} \mathrm{C}$ bus control


## ORDERING INFORMATION

- Cut-off brightness control
- R/G/B sub contrast/cut-off control
- Half tone


## FEATURES

## VIDEO AMP PART

- 3-channel R/G/B video amplifier, 150 MHz @f-3dB
- $\quad I^{2} C$ bus control items
- Contrast control: -38dB
- Sub contrast control for each channel: -12dB
- Brightness control
- OSD contrast control: -38dB
- Cut-off brightness control (AC coupling)
- Cut-off control for each channel (AC coupling)
- Switch registers for SBLK and video half tone and CLP/BLK polarity selection and INT/EXT CLP selection
- Built in ABL (automatic beam limitation)
- Built in video input clamp, BRT clamp
- Built in video half tone (3mode) function on OSD pictures
- Capable of $8.0 \mathrm{Vp}-\mathrm{p}$ output swing
- Improvement of rise \& fall time (2.2ns)
- Cut-off brightness control
- Built in blank gate with spot killer
- Clamp pulse generator
- OSD intensity
- BLK, CLP polarity selection
- Clamp gate with anti OSD sagging


## OSD PART

- Built in 1K-byte SRAM
- 256 ROM fonts (each font consists of $12 \times 18$ dots.)
- Full screen memory architecture
- Wide range PLL available ( $15 \mathrm{kHz}-90 \mathrm{kHz}$, Reference $800 \times 600$ )
- Programmable vertical height of character
- Programmable vertical and horizontal positioning
- Character color selection up to 16 different colors (in a units of character)
- Programmable background color (up to 16 colors)
- Character blinking and shadowing
- Character scrolling
- 72 MHz pixel frequency from on-chip PLL (Reference $800 \pm 600$ )
- Full white pattern generation function


## BLOCK DIAGRAM



Figure 1. Functional Block Diagram

## PIN CONFIGURATION



Figure 2. Pin Configuration

Table 1. Pin Configuration

| Pin No. | Symbol | I/O | Configuration |
| :---: | :---: | :---: | :---: |
| 1 | VFLB | I | Vertical flyback signal |
| 2 | VSSA | - | Ground (PLL part) |
| 3 | VCO_IN_P | 1 | This voltage is generated at the external loop filter and goes into the input stage of the VCO. |
| 4 | VREF1 | O | Charge pump output |
| 5 | VREF | O | PLL regulator filter |
| 6 | VDDA | - | +5V supply voltage for PLL part |
| 7 | CONT_CAP | - | Contrast control for AMP part |
| 8 | ABL | - | Auto beam limit. |
| 9 | GND3 | - | Ground for video AMP part(for AMP control) |
| 10 | CLP_IN | - | Video clamp pulse input |
| 11 | VCC3 | - | +12V supply voltage for video AMP part(for AMP control) |
| 12 | RIN | I | Video signal input (red) |
| 13 | VCC1 | - | +12V supply voltage for video AMP(for main video signal process) |
| 14 | GIN | I | Video signal input (green) |
| 15 | GND1 | - | Ground for video AMP part(for main video signal process) |
| 16 | BIN | I | Video signal input (blue) |
| 17 | BCLP | - | B output clamp cap |
| 18 | BOUT | O | Video signal output (blue) |
| 19 | GND2 | - | Ground for video AMP part(for video output drive) |
| 20 | GCLP | - | G output clamp cap |
| 21 | GOUT | O | Video signal output (green) |
| 22 | VCC2 | - | +12V supply voltage for video AMP part(for video output drive) |
| 23 | RCLP | - | R output clamp cap |
| 24 | ROUT | O | Video signal output (red) |
| 25 | BCT | - | B cut-off output |
| 26 | GCT | - | G cut-off output |
| 27 | RCT | - | R cut-off output |
| 28 | VSS | - | Ground for digital part |
| 29 | SCL | 1 | Serial clock ( ${ }^{2} \mathrm{C}$ ) |
| 30 | SDA | I/O | Serial data ( $1^{2} \mathrm{C}$ ) |
| 31 | VDD | - | +5V supply voltage for digital part |
| 32 | HFLB | I | Horizontal flyback signal |

## PIN DESCRIPTION

Table 2. Pin Description

| Pin No | Pin Name | Schematic | Description |
| :---: | :---: | :---: | :---: |
| 1 $32$ | VFLB <br> HFLB |  | FLB signal is in TTL level <br> Multi polarity input |
| 3 <br> 4 <br> 5 | VCO_IN_P <br> VPEF1 <br> VREF |  | PLL loop filter output <br> BandGap ref. output |
| 7 | Contrast cap (CONT_CAP) |  | Contrast cap range (0.1uF - 5uF) |
| 8 | ABL_IN |  | ABL input DC range $(1-4.5 \mathrm{~V})$ |

Table 2. Pin Description (Continued)

| Pin No | Pin Name | Description |
| :---: | :---: | :---: | :---: |
| 10 | CLP_IN | Multi polarity input |
| 12 |  |  |
| Red video input |  |  |
| (RIN) |  |  |
| Green video input |  |  |
| (GIN) |  |  |

Table 2. Pin Description (Continued)

| Pin No | Pin Name | Schematic | Description |
| :---: | :---: | :---: | :---: |
| 18 <br> 21 <br> 24 | Blue video output (BOUT) <br> Green video output (GOUT) <br> Red video output (ROUT) |  | Video signal output |
| 27 <br> 26 <br> 25 | Red cut-off control (RCT) <br> Green cut-off control (GCT) <br> Blue cut-off control (BCT) |  | Cut-off control output |
| 29 | SCL |  | Serial clock input port of $\mathrm{I}^{2} \mathrm{C}$ bus |
| 30 | SDA |  | Serial data input port of $\mathrm{I}^{2} \mathrm{C}$ bus |

## ABSOLUTE MAXIMUM RATINGS ${ }^{\text {(see 1) }}$

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$
Table 3. Absolute Maximum Ratings

| No | Item |  | Symbol | Value |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
|  |  |  | Min | Typ | Max |  |
| 1 | Maximum supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | - | - | 13.2 | V |
|  |  | $\mathrm{~V}_{\mathrm{DD}}$ | - | - | 6.5 |  |
| 2 | Operating temperature ${ }^{(\text {see } 2)}$ | Topr | -20 | - | 75 | ${ }^{\circ} \mathrm{C}$ |
| 3 | Storage temperature | Tstg | -65 |  | 150 | C |
| 4 | Operating supply voltage | $\mathrm{V}_{\mathrm{CCop}}$ | 11.4 | 12.0 | 12.6 |  |
|  |  | $\mathrm{V}_{\mathrm{DDop}}$ | 4.75 | 5.00 | 5.25 |  |
| 5 | Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | - | - |  | W |

## THERMAL \& ESD PARAMETER

Table 4. Thermal \& ESD Parameter

| No | Item | Symbol | Value |  |  | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| 1 | Thermal resistance <br> (junction-ambient) | $\theta \mathrm{ja}$ | - | 48 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 2 | Junction temperature | Tj | - | 150 | - | ${ }^{\circ} \mathrm{C}$ |
| 3 | Human body model <br> $(\mathrm{C}=100 \mathrm{p}, \mathrm{R}=1.5 \mathrm{k})$ | HBM | 2 | - | - | KV |
| 4 | Machine model <br> $(\mathrm{C}=200 \mathrm{p}, \mathrm{R}=0)$ | MM | 300 | - | - | V |
| 5 | Charge device model | CDM | 800 | - | - | V |

## ELECTRICAL CHARACTERISTICS

## DC ELECTRICAL CHARACTERISTICS

(Tamb $=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=5 \mathrm{~V}, \mathrm{ABL}$ input voltage $=5 \mathrm{~V}$, HFLB input signal $=\mathrm{S} 3$, load resistors $=$ $470 \Omega$, except OSD part current 35 mA , unless otherwise stated)

Table 5. DC Electrical Characteristics

| Parameter | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Supply current | $\mathrm{I}_{\text {CC }}{ }^{(\text {see 4) }}$ |  | 100 | 125 | 130 | mA |
| Minimum supply current | $I_{\text {cc }}$ min | $\mathrm{V}_{\mathrm{CC}}=11.4 \mathrm{~V}$ | 95 | 110 | 120 | mA |
| Maximum supply current | ICC max | $\mathrm{V}_{\mathrm{CC}}=12.6 \mathrm{~V}$ | 105 | 130 | 140 | mA |
| ABS supply current | $\mathrm{I}_{\text {cc }}$ abs | $\mathrm{V}_{C C}=13.2 \mathrm{~V}$ | - | - | 175 | mA |
| Video input bias voltage | $V$ bias |  | 1.8 | 2.1 | 2.4 | V |
| Video black level voltage (POR) | $V$ blackpor |  | 1.20 | 1.50 | 1.80 | V |
| Black level voltage channel difference (POR) | $\Delta \mathrm{V}$ blackpor (see 5) |  | $\Delta 10$ | - | - | \% |
| Video black level voltage (FFH) | V blackff | $04=\mathrm{FFH}^{(\text {see 13) }}$ | 2.2 | 2.7 | 3.2 | V |
| Black level voltage channel difference (FFH) | $\Delta \mathrm{V}$ blackff |  | $\Delta 10$ | - | - | \% |
| Video black level voltage (00H) | V black00 | $04=00 \mathrm{H}$ | - | 0.2 | 0.5 | V |
| Black level voltage channel difference (00H) | $\Delta \mathrm{V}$ black00 |  | $\Delta 10$ | - | - | \% |
| Spot killer voltage | Vspot | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Var}$. | 9.20 | 10.4 | 11.2 | V |
| Cut-off current (FFH) | ICTff | $\begin{aligned} & \text { Pin25, } 26,27=12 \mathrm{~V} \\ & 09-0 B: \text { FFH } \\ & \text { 0C: } 00 \mathrm{H} \end{aligned}$ | 500 | 625 | 750 | $\mu \mathrm{A}$ |
| Cut-off current (00H) | ICT00 | $\begin{aligned} & \text { Pin25, 26, } 27=12 \mathrm{~V} \\ & 09-\quad 0 \mathrm{C}: 00 \mathrm{H} \end{aligned}$ | - | 2.0 | 5.0 | $\mu \mathrm{A}$ |
| Cut-off brightness current (FFH) | ICTBRTff | $\begin{aligned} & \text { Pin25, 26, } 27=12 \mathrm{~V} \\ & 09-0 B: 00 \mathrm{H} \\ & \text { 0C: FFH } \end{aligned}$ | 100 | 180 | 260 | $\mu \mathrm{A}$ |
| Cut-off brightness current (80H) | ICTBRT80 | $\begin{aligned} & \text { Pin25, } 26,27=12 \mathrm{~V} \\ & 09-0 B: 00 \mathrm{H} \\ & 0 \mathrm{C}: 80 \mathrm{H} \end{aligned}$ | 50 | 90 | 130 | $\mu \mathrm{A}$ |
| Cut-off offset current 1 | ICS1 | $\begin{aligned} & \text { Pin25, 26, } 27=12 \mathrm{~V} \\ & 09-0 \mathrm{C}: 00 \mathrm{H} \\ & 0 \mathrm{E}: 11 \mathrm{H} \end{aligned}$ | 25 | 50 | 75 | $\mu \mathrm{A}$ |

Table 5. DC Electrical Characteristics (Continued)

| Parameter | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Cut-off offset current 2 | ICS2 | $\begin{aligned} & \text { Pin25, } 26,27=12 \mathrm{~V} \\ & 09-0 \mathrm{C}: 00 \mathrm{H} \\ & 0 \mathrm{E}: 12 \mathrm{H} \end{aligned}$ | 50 | 100 | 130 | $\mu \mathrm{A}$ |
| Soft BLK output voltage | Vsblk | $\begin{aligned} & \text { 0D: } 80 \mathrm{H} \\ & \text { 0E: } 14 \mathrm{H} \end{aligned}$ | - | 0.2 | 0.5 | V |
| Clamp cap voltage (POR) | Vcap |  | 6.0 | 7.0 | 8.0 | V |

Total external cut-off current range


## AC ELECTRICAL CHARACTERISTICS

(Tamb $=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=5 \mathrm{~V}, \mathrm{ABL}$ input voltage $=5 \mathrm{~V}, \mathrm{HFLB}$ input signal $=\mathrm{S} 3$, load resistors $=$ $470 \Omega$, Vin $=0.7 \mathrm{Vpp}$ manually adjust video output pins 18,21 and 24 to 4 V DC for the AC test (see 11) unless otherwise stated ${ }^{\text {(see 12) }}$ )

Table 6. AC Electrical Characteristics

| Parameter | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Contrast max. output voltage | Vcff | $\begin{aligned} & 03,05,06,07=F F H \\ & 04,08-\quad 0 C=80 H \\ & \text { RGB input = S1 } \end{aligned}$ | 5.0 | 5.7 | 6.4 | Vpp |
| Contrast max. output channel difference | $\Delta \mathrm{Vcff}$ |  | $\Delta 10$ | - | - | \% |
| Contrast center output voltage | Vc80 | $\begin{aligned} & 03,04,08-0 C=80 \mathrm{H} \\ & 05,06,07=F F H \\ & \text { RGB input = S1 } \end{aligned}$ | 2.5 | 2.85 | 3.2 | Vpp |
| Contrast center output channel difference | $\Delta \mathrm{Vc} 80$ |  | $\Delta 10$ | - | - | \% |
| Contrast max. - Center attenuation | C | C = 20log (Vc80/Vcff) | -8 | -6 | -4 | dB |
| Sub contrast center output voltage | Vd80 | $\begin{aligned} & 03=\mathrm{FFH} \\ & 04-\quad \mathrm{OC}=80 \mathrm{H} \\ & \text { RGB input }=\mathrm{S} 1 \end{aligned}$ | 2.3 | 2.6 | 2.9 | Vpp |
| Sub contrast center output channel difference | $\Delta \mathrm{Vd} 80$ |  | $\Delta 10$ | - | - | \% |
| Sub contrast min. output voltage | Vd00 | $\begin{aligned} & 03=\mathrm{FFH}, 05-07: 00 \mathrm{H} \\ & 04,08-0 \mathrm{C}=80 \mathrm{H} \\ & \text { RGB input }=\mathrm{S} 1 \end{aligned}$ | 1.3 | 1.6 | 1.9 | Vpp |
| Sub contrast min. output channel difference | $\Delta \mathrm{Vd} 00$ |  | $\Delta 10$ | - | - | \% |
| Sub contrast max. - min. attenuation | D | D = 20log (Vd00/Vcff) | -14 | -12 | -10 | dB |
| ABL control range | ABL | (see 15) | -12 | -10 | -8 | dB |
| R/G/B video rising time ${ }^{\text {(see 7) }}$ | tr (video) | $\begin{aligned} & \text { 03, } 05-07: \text { FFH } \\ & \text { 04, } 08-0 C: 80 H \\ & \text { RGB input }=\text { S2 } \end{aligned}$ | - | 2.2 | 2.8 | ns |
| $\mathrm{R} / \mathrm{G} / \mathrm{B}$ video falling time ${ }^{\text {(see } 7 \text { ) }}$ | tf (video) |  | - | 2.2 | 2.8 | ns |
| R/G/B blank output rising time ${ }^{\text {(see 7) }}$ | tr (blank) | POR <br> HFLB: S4 | - | 6.0 | 12.0 | ns |
| R/G/B blank output falling time ${ }^{\text {(see 7) }}$ | tf (blank) |  | - | 8.0 | 15.0 | ns |
| R/G/B video band width (see 7, 8) | $\mathrm{f}(-3 \mathrm{~dB})$ | (see 16) | 150 | - | - | MHz |
| Video AMP 50MHz cross talk | $\begin{gathered} \text { CT_50M } \\ (\mathrm{see} 7,9) \end{gathered}$ | (see 17) | - | -25 | -20 | dB |
| Video AMP 130MHz cross talk | $\begin{gathered} \hline \text { CT_130M } \\ (\text { see } 7,9) \end{gathered}$ | (see 18) | - | -15 | -10 | dB |
| Absolute gain match | Avmatch (see 6) |  | -1 | - | 1 | dB |
| Gain change between amplifier | Avtrack (see 7) |  | -1 | - | 1 | dB |

## Preliminary

VIDEO AMP MERGED OSD PROCESSOR FOR MONITORS

## OSD ELECTRICAL CHARCTERISTICS

(Tamb $=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=5 \mathrm{~V}$, HFLB input voltage $=\mathrm{S} 3$, load rosistors $=470 \Omega$, V-AMP test registors FBLK, OSD input conditions unless otherwise stated)

Table 7. OSD Electrical Chaacteristics

| Parameter | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| OSD contrast max. output voltage | Vocff | $\begin{aligned} & 08=\text { FFH } \\ & \text { OSD RGB output conditions } \end{aligned}$ | 5.4 | 6.4 | 7.4 | Vpp |
| OSD contrast max. output channel difference | $\Delta$ Vocff |  | $\Delta 10$ | - | - | \% |
| OSD contrast center output voltage | Voc80 | $08=80 \mathrm{H}$ <br> OSD RGB output conditions | 2.7 | 3.2 | 3.7 | Vpp |
| OSD contrast center output channel difference | $\Delta$ Voc80 |  | $\Delta 10$ | - | - | \% |
| R/G/B OSD rising time | tr (OSD) | 08: FFH | - | 4.0 | 5.0 | ns |
| R/G/B OSD falling time | tf (OSD) |  | - | 4.0 | 5.0 | ns |
| HT video level | HTvideo | $\begin{aligned} & \text { ABL }=6 \mathrm{~V} \\ & \text { RGB input }=\mathrm{S} 1 \\ & 03,05-\quad 08: \mathrm{FFH} \\ & \text { OD: } 01 \mathrm{H} \\ & \text { OSD black conditions input } \\ & \text { HTvideo }=20 \log \left(\mathrm{~V}_{\text {htvideo }} / \mathrm{V}_{\text {cff }}\right) \end{aligned}$ | -6.0 | -4.5 | -3.0 | dB |
| HT video output channel difference | $\Delta$ HTvideo |  | $\Delta 15$ | - | - | \% |
| HT OSD level | HTosd | $\begin{aligned} & \text { ABL }=6 \mathrm{~V} \\ & 05-08: \mathrm{FFH} \\ & \text { OD: } 0 \mathrm{FH} \\ & \text { OSD white condition input } \\ & \text { HTosd }=20 \text { log }\left(\mathrm{V}_{\text {htosd }} / V_{\text {ocff }}\right) \end{aligned}$ | -7.0 | -5.5 | -4.0 | dB |
| HT OSD output channel difference | $\Delta$ HTosd |  | $\Delta 15$ | - | - | \% |

## OPERATION TIMINGS

Table 8. Operation Timings

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Signal HFLB, VFLB |  |  |  |  |  |
| Horizontal flyback signal frequency | $\mathrm{f}_{\mathrm{HFLB}}$ | - | - | 120 | kHz |
| Vertical flyback signal frequency | $\mathrm{f}_{\text {VFLB }}$ | - | - | 200 | Hz |
| $\mathrm{I}^{2} \mathrm{C}$ Interface SDA, SCL (Refer to Figure 3) |  |  |  |  |  |
| SCL clock frequency | $\mathrm{f}_{\text {SCL }}$ | - | - | 300 | kHz |
| Hold time for start condition | $\mathrm{t}_{\mathrm{hs}}$ | 500 | - | - | ns |
| Set up time for stop condition | $\mathrm{t}_{\text {sus }}$ | 500 | - | - | ns |
| Low duration of clock | $\mathrm{t}_{\text {low }}$ | 400 | - | - | ns |
| High duration of clock | $\mathrm{thigh}^{\text {l }}$ | 400 | - | - | ns |
| Hold time for data | $t_{\text {hd }}$ | 0 | - | - | ns |
| Set up time for data | $\mathrm{t}_{\text {sud }}$ | 500 | - | - | ns |
| Time between 2 access | $\mathrm{t}_{\text {ss }}$ | 500 | - | - | ns |
| Fall time of SDA | $\mathrm{t}_{\text {fSDA }}$ | - | - | 20 | ns |
| Rise time of both SCL and SDA | $\mathrm{t}_{\text {rSDA }}$ | - | - | - | ns |



Figure 3. $I^{2} C$ Bus Timing Diagram

OSD PART DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{Ta}=25 \mathrm{C}, \mathrm{V}_{\mathrm{DDA}} \quad \mathrm{DD}=5 \mathrm{~V}\right)$

| Parameter | Symbol |  | Typ | Max |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | V | 4.75 | 5.00 |  | V |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ |  | - | 25 |  |
|  | V | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | - | V |
| Output voltage <br> $\pm 1 \mathrm{~mA})$ | IL | - |  | $\mathrm{V}_{\mathrm{SS}}$ | V |
|  | OH | 0.8 V | - | - |  |
|  | $\mathrm{V}_{\mathrm{OL}}$ |  | - | $\mathrm{V}+0.4$ | V |
| VCO input voltage | $\mathrm{I}_{\mathrm{IL}}$ |  | - | 10 | A |

## NOTES:

1. Absolute maximum rating indicates the limit beyond which damage to the device may occur.
2. Operating ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the electrical characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
3. VCC supply pins 11,13 , and 22 must be externally wired together to prevent internal damage during VCC power on/off cycles.
4. The supply current specified is the quiescent current for VCC1/VCC2 and VCC3 with RL $=\infty$, The supply current for VCC2 (pin 22) also depends on the output load.
5. Output voltage is dependent on load resistor. Test circuit uses RL=470 $\Omega$
6. Measure gain difference between any two amplifiers Vin $=700 \mathrm{mVpp}$.
7. When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended. Video amplifier 50 MHz cross talk test also requires this printed circuit board. The reason for a double sided full ground plane PCB is that large measurement variations occur in single sided PCBs.
8. Adjust input frequency from 10 MHz ( AV max reference level) to the -3 dB frequency ( $f-3 \mathrm{~dB}$ ).
9. Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at fin $=50 \mathrm{MHz}$ for cross talk 50 MHz .
10. A minimum pulse width of 200 ns is guaranteed for a horizontal line of 15 kHz . This limit is guaranteed by design. if a lower line rate is used a longer clamp pulse may be required.
11. During the AC test the $4 \mathrm{~V} D C$ level is the center voltage of the AC output signal. For example. If the output is 4 Vpp the signal will swing between $2 V D C$ and $6 V D C$.
12. These parameters are not tested on each product which is controlled by an internal qualification procedure.
13. The conditions blocks $03,04,05 \ldots$ etc. signify sub address'0F03, 0F04, 0F05... etc.
14. Sub address 0F03, 0F05 - 0F07: FFH

0F04, OF08 - OFOC: 80 H
RGB input = S1,
When the $A B L$ input voltage is 0 V , the $\mathrm{R} / \mathrm{G} / \mathrm{Bs}$ output voltage is $\mathrm{VR} / \mathrm{VG} / \mathrm{VB}$ and uses the formula $\mathrm{ABLR}=20 \log$ (VR/V cffR)
15. OSD TST mode $=$ High, CLP operation off,

RGB input = S5 (frequency sweep),
RGB input clamp cap $=2.1 \mathrm{~V}$ DC,
RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V),
S5s frequency $1 \mathrm{MHz} \rightarrow 130 \mathrm{MHz}$ sweep, -3 dB point $=20 \log \left(\mathrm{~V}_{130 \mathrm{MHz}} / \mathrm{V}_{1 \mathrm{MHz}}\right)$
03, 05 - 07: FFH
04, 08 - 0C: 80 H
0F: 80H
16. OSD TST mode $=$ High, CLP operation off,

RGB input clamp cap $=2.1 \mathrm{~V}$ DC,
RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V),
03, 05 - 07: FFH
04, 08 - 0C: 80 H
0F: 80H
R input $=$ S5 $(50 \mathrm{MHz})$
CT_50M $=20 \log \left(V_{\text {outG }} / V_{\text {outR }}\right)$ or $20 \log \left(V_{\text {outB }} / V_{\text {outR }}\right)$
17. OSD TST mode $=$ High, CLP operation off,

RGB input clamp cap $=2.1 \mathrm{~V}$ DC,
RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V),
03, 05 - 07: FFH
04, 08 - 0C: 80 H
0F: 80H
R input $=\mathrm{S} 5(130 \mathrm{MHz})$
$C T \_150 \mathrm{M}=20 \log \left(\mathrm{~V}_{\text {outG }} / V_{\text {outR }}\right)$ or $20 \log \left(\mathrm{~V}_{\text {outB }} / V_{\text {outR }}\right)$

## TEST SIGNAL FORMAT

Table 10. Test Signal Format

| Signal Name | Input Signal Formal | Signal Description |
| :---: | :---: | :---: |
| S1 |  | Video gain measurement $\begin{aligned} & \text { Video }=1 \mathrm{MHz} / 0.7 \mathrm{Vpp} \\ & \text { Sync }=50 \mathrm{kHz} \end{aligned}$ |
| S2 |  | Video Tr/Tf measurement $\begin{aligned} & \mathrm{f}=200 \mathrm{kHz} \\ & \mathrm{~V}=0.7 \mathrm{Vpp} \\ & \text { Duty }=50 \% \end{aligned}$ |
| S3 |  | HFLB (posi \& nega.) input $\begin{aligned} \mathrm{f} & =50 \mathrm{kHz} \\ \mathrm{t} & =2 \mathrm{uS} \\ \mathrm{~V} & =0 \mathrm{~V} / 5 \mathrm{~V} \end{aligned}$ |
| S4 |  | OSD level measurement <br> Blank Tr/Tf measurement $\begin{aligned} & \mathrm{f}=50 \mathrm{kHz} \\ & \mathrm{~V}=0 \mathrm{~V} / 5 \mathrm{~V} \end{aligned}$ |
| S5 |  | $\begin{aligned} & \text { Crosstalk test } \\ & \text { Bandwidth measurement } \\ & \\ & 1 \mathrm{MHz} / 10 \mathrm{MHz} / 50 \mathrm{MHz} / \\ & 130 \mathrm{MHz} \\ & \\ & \mathrm{Vref}=\text { input clamp voltage } \\ & \mathrm{Vi}=0.7 \mathrm{Vpp} \end{aligned}$ |

- $\quad \mathrm{S} 1, \mathrm{~S} 2$ signals low level must be synchronized with the S 3 signals sync. term.
- The input signal level uses the IC pin as reference.

TEST CIRCUIT


Figure 4. Test Circuit

## FUNCTIONAL DESCRIPTIONS

## DATA TRANSMISSION

The interface between S1D2514X01 and MCU follows the $\mathrm{I}^{2} \mathrm{C}$ protocol. After the starting pulse, the transmission takes place in the following order: Slave address with R/W bit, 2-byte register address, 2-byte data, and stop condition. an acknowledge signal is received for each byte, excluding only the start/stop condition. The 2-byte register address is composed of an 8-bit row address, and an 8-bit column address. The order of transmission for a 2-byte register address is 'Row address $\rightarrow$ Column address'. The 2 bytes of data is because S1D2514X01 has a 16 -bit base register configuration. S1D2514X01's slave address is BAh. It is BBh in read mode, and BAh in write mode.

- Address Bit Pattern for Display Registers Data
(a) row address bit pattern

R3 - R0: Valid data for row address

| A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | R 3 | R 2 | R 1 | R 0 |

(b) Column address bit pattern

C4-C0: Valid data for column address

| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | C4 | C3 | C2 | C1 | C0 |

X:Don't care bit

## - Data Transmission Format

Start $\rightarrow$ Slave address $\rightarrow$ ACK $\rightarrow$ Row address $\rightarrow$ ACK $\rightarrow$ Column address $\rightarrow$ ACK Data byte $\mathrm{N} \rightarrow$ ACK $\rightarrow$ Data byte $\mathrm{N}+1 \rightarrow$ ACK $\rightarrow$ Stop

Figure 5. Data Transmission Format at Writing Operation

Start $\rightarrow$ Slave address $\rightarrow$ ACK $\rightarrow$ Row address $\rightarrow$ ACK $\rightarrow$ Column address $\rightarrow$ ACK $\rightarrow$ Stop
Start $\rightarrow$ Slave address $\rightarrow$ ACK $\rightarrow$ Data byte $\mathrm{N} \rightarrow$ ACK $\rightarrow$ Data byte $\mathrm{N}+1 \rightarrow$ ACK $\rightarrow$ Stop

Figure 6. Data Transmission Format at Reading Operation

- SDA / SCL Signal At Communication


Figure 7. SDA line and SCL line (Write Operation)


Figure 8. SDA line and SCL line (Read Operation)

## MEMORY MAP



Figure 9. Memory Map of Display Registers

The display RAM's address of the row and column number are assigned in order. The display RAM is composed of 3 register groups (character \& attribute register, frame control register and V-AMP control register).

The display area in the monitor screen is 30 column $\times 15$ row, so the related character \& attribute registers are also 30 column $\times 15$ row. Each register has a character address and characteristics corresponding to the display location on the screen, and one register is composed of 16 bits. The lower 8 bits select the font from the 256 ROM fonts, and the upper 8 bits give font characteristics to the selected font.

The frame control registers are in the 16th row. It controls OSD's display location, character height and scroll in units of frame.

The V-AMP control registers are also located in the 17th row.

## REGISTER DESCRIPTION

Character \& Attribute Register: Row00~14, Column00~29


Frame Control Register 0: Row15, Column00


Frame Control Register 1: Row15, Column01


Frame Control Register 2: Row15, Column02


## Frame Control Register 3: Row15, Column03



Video AMP Control Register: Row 16, Column 00-05
Column 00


Column 01


Column 02


Column 03


Column 04


Column 05

| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLPS | CLPP | BLKP | CS2 | CS1 | HG3 | HR3 | HB3 | SB | HG2 | HR2 | HB2 | HG1 | HR1 | HB1 | HT |

' - '; Dont care bit

Figure 10. Register Description

Table 11. Register Description

| Registers | Bits | Description |
| :---: | :---: | :---: |
| Character \& Attribute Registers <br> (Row 00 ~ 14, Column 00 ~ 29) | $\begin{gathered} \hline \mathrm{C} 7-\mathrm{C} 0 \\ (\text { Bit } 7-\quad 0) \end{gathered}$ | Character code address <br> This is the address of 256 ROM fonts. |
|  | $\begin{aligned} & \text { CB, CG, CR } \\ & \text { (Bit A - 8) } \end{aligned}$ | Character color <br> The character color is chosen from 16 colors using these 3 bits and the frame control register 3s CINT bit. |
|  | $\begin{aligned} & \text { RB, RG, RR } \\ & \text { (Bit D - B) } \end{aligned}$ | Raster color is determined by these bits. <br> The raster color is chosen from out of 16 colors using these 3 bits and the frame control register 3s RINT bit. |
|  | SHA / CTLO (Bit E) | Character shadowing / CTLO(Extended Code) <br> If you set the frame control register 0S EX-EN bit to '0', this bit carries out character shadowing feature. ( If SHA bit is ' 1 ', the character shadowing is shown) <br> If you set the frame control register 0 E EX-EN bit to ' 1 ', this bit is used for extended code. |
|  | Blink / CTL1 (Blt F) | Character blinking / CTL1(Extended Code) <br> If you set the frame control register OS EX-EN bit to '0', this bit carries out character blinking feature.( If Blink bit is ' 1 ', the character blinking feature is shown) <br> If you set the frame control register 0S EX-EN bit to '1', this bit is used for extended code. |

If you set the Frame Control Register 0s 'EX-EN' bit as '1', the Character \& Attribute Registers 'SHA' and 'Blink' bits are used to call the Extended Code.
In other words, the combination of SHA and Blink bits can call four kind Extended Code 'CTLOO', 'CTL01', 'CTL10' and 'CTL11', the CINT, RINT, SHA and Blink features can be carried out in a unit of character fonts.

Table 11. Register Description (Continued)

| Registers | Bits <br> Frame Control <br> Registers - 0 <br> Row15, <br> Column00) <br> EN <br> (Bit 0)$\quad$Erase <br> (Bit 1) | OSD enable <br> OSD is enabled when this bit is '1'. In other words, if this bit isn't '1'OSD is <br> not output inspite of writing control data. We recommend that you enable <br> the OSD after setting the control registers (such as the character \& attribute <br> register) because of video and OSD output timing. |
| :--- | :--- | :--- |

Table 11. Register Description


SAMSUNG

Table 11. Register Description (Continued)

| Registers | Bits | Description |
| :---: | :---: | :---: |
| Frame Control <br> Registers - 1 <br> (Row15, <br> Column01) | $\begin{gathered} \text { CP1, CP0 } \\ \text { (Bit F, E) } \end{gathered}$ | Charge pump output current control <br> This is the PLL block's internal phase detector output status, converted into current. Refer to PLL control. <br> The output is decided by the combination of these two bits. |

The purpose of bits 'HPOL', and 'VPOL' is to provide flexibility when using the S1D2514X01 IC. No matter which polarity you choose for the input signal, the IC will handle them identically, so you can select active high or active low according to your convenience.

Tabel 4. Register Description (Continued)

| Registers | Bits | Description |
| :---: | :---: | :---: |
| Frame Control <br> Registers - 2 <br> (Row 15, Column 02) | $\begin{aligned} & \hline \text { VP7 - VP0 } \\ & (\text { Bit } 7-0) \end{aligned}$ | Vertical start position control ( $=$ VP[7:0] $\times 4$ ) Signifies top margin height from the V-Sync reference edge. |
|  | $\begin{gathered} \text { HP7 - HP0 } \\ (\text { Bit F - 8) } \end{gathered}$ | Horizontal start position control ( = HP[7:0] $\times 6$ ) <br> Signifies delay of the horizontal display from the H -Sync reference edge to the character's 1st pixel location. |
| Frame Control <br> Registers - 3 <br> (Row 15, Column 03) | $\begin{gathered} \text { CTL 00 } \\ (\text { Bit } 3-0 \text { ) } \end{gathered}$ | Extended code <br> In case the EX-EN bit is ' 1 ' and the Character \& Attribute register's E and F bits are ' 0 ', these bits have meanings. <br> If you set the CINT(character color intensity) bit ' 1 ', the character color intensity feature is carried out. <br> If you set the RINT(raster color intensity) bit ' 1 ', the raster color intensity feature is carried out. <br> If you set the SHA(character shadowing) bit ' 1 ', the character shadowing feature is carried out. <br> If you set the Blink(character blinking) bit ' 1 ', the character blinking feature is carried out. |
|  | $\begin{gathered} \text { CTL } 01 \\ (\text { Bit } 7-4) \end{gathered}$ | Extended code <br> In case the EX-EN bit is 1'and the Character \& Attribute register' E bit is ' 1 ' and $F$ bit is ' 0 ', these bits have meanings. <br> If you set the CINT(character color intensity) bit ' 1 ', the character color intensity feature is carried out. <br> If you set the RINT(raster color intensity) bit ' 1 ', the raster color intensity feature is carried out. <br> If you set the SHA(character shadowing) bit ' 1 ', the character shadowing feature is carried out. <br> If you set the Blink(character blinking) bit ' 1 ', the character blinking feature is carried out. |
|  | $\begin{gathered} \text { CTL } 10 \\ \text { (Bit B - 8) } \end{gathered}$ | Extended code <br> In case the EX-EN bit is ' 1 ' and the Character \& Attribute registers E bit is ' 0 ' and $F$ bit is ' 1 ', these bits have meanings. <br> If you set the CINT(character color intensity) bit ' 1 ', the character color intensity feature is carried out. <br> If you set the RINT(raster color intensity) bit ' 1 ', the raster color intensity feature is carried out. <br> If you set the SHA(character shadowing) bit ' 1 ', the character shadowing feature is carried out. <br> If you set the Blink(character blinking) bit ' 1 ', the character blinking feature is carried out. |

Tabel 4. Register Description (Continued)

| Registers | Bits | Description |
| :---: | :---: | :---: |
| Frame Control <br> Registers - 3 <br> (Row 15, Column 03) | $\begin{gathered} \text { CTL } 11 \\ (\text { Bit F- C) } \end{gathered}$ | Extended code <br> In case the EX-EN bit is ' 1 ' and the Character \& Attribute registers E and F bits are ' 1 ', these bits have meanings. <br> If you set the CINT(character color intensity) bit ' 1 ', the character color intensity feature is carried out. <br> If you set the RINT(raster color intensity) bit ' 1 ', the raster color intensity feature is carried out. <br> If you set the SHA(character shadowing) bit ' 1 ', the character shadowing feature is carried out. <br> If you set the Blink(character blinking) bit '1', the character blinking feature is carried out. |

Tabel 4. Register Description (Continued)

| Registers | Bits | Description |
| :---: | :---: | :---: |
| V-AMP Control <br> Registers - 0 <br> (Row 16, <br> Column 00) | $\begin{aligned} & \mathrm{VC7}-\mathrm{VC0} \\ & (\mathrm{Bit7}-\quad 0) \end{aligned}$ | The contrast adjustment is made by contrdling simultaneously the gain of three internal variable gain amplifiers. <br> The contrast adjustment allows to cover a typical range of 38 dB . |
|  | $\begin{aligned} & \text { BRT7 - BRTO } \\ & (\text { BitF - 8) } \end{aligned}$ | The brightness adjustment controls to add the same black level (pedestal) to the 3 -channel R/G/B signals after contrast amplifier. |
| V-AMP Control Registers - 1 (Row 16, Column 01) | $\begin{gathered} \text { RSB7- RSB0 } \\ (\text { Bit7 - 0) } \end{gathered}$ | R channel SUB contrast control. <br> The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled. <br> The SUB contrast adjustment allows you to cover a typical tange of 12 dB . |
|  | $\begin{aligned} & \text { GSB7 - GSB0 } \\ & (\text { BitF - 8) } \end{aligned}$ | G channel SUB contrast control. <br> The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled. <br> The SUB contrast adjustment allows you to cover a typical tange of 12 dB . |
| V-AMP Control Registers - 2 (Row 16, Column 02) | $\begin{gathered} \hline \text { BSB7 - BSB0 } \\ (\text { Bit7 - 0) } \end{gathered}$ | B channel SUB contrast control. <br> The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled. <br> The SUB contrast adjustment allows you to cover a typical tange of 12dB. |
|  | $\begin{gathered} \text { OSD7 - OSD0 } \\ (\text { BitF - 8) } \end{gathered}$ | The OSD contrast adjustment is made by contrdling simultaneously the gain of three internal variable gain amplifiers. <br> The OSD contrast adjustment allows to cover a typical range of 38 dB . |
| V-AMP Control Registers - 3 (Row 16, Column 03) | $\begin{gathered} \hline \text { RWB7 - RWB0 } \\ (\text { Bit7 - } 0) \end{gathered}$ | R channel cut-off control. <br> The cut-off adjustment is used to adjust the raster white balance. |
|  | $\begin{gathered} \hline \text { GWB7 - GWB0 } \\ (\text { BitF - 8) } \end{gathered}$ | G channel cut-off control. <br> The cut-off adjustment is used to adjust the raster white balance. |
| V-AMP Control <br> Registers - 4 <br> (Row 16, <br> Column 04) | $\begin{gathered} \hline \text { BWB7 - BWB0 } \\ (\text { Bit7 - } 0) \end{gathered}$ | B channel cut-off control. <br> The cut-off adjustment B used to adjust the raster white balance. |
|  | $\begin{aligned} & \text { CUT7 - CUTO } \\ & (\text { BitF - 8) } \end{aligned}$ | The cut-off brightness adjustment is made by simultaneously controlling the external cut-off current. |

Tabel 4. Register Description (Continued)

| Registers | Bits | Description |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V-AMP Control Registers - 5 (Row 16, | $\begin{gathered} \mathrm{HT} \\ (\mathrm{Bit} 0) \end{gathered}$ | Video \& OSD half tone enable. <br> If you set this bit to ' 1 ', the half tone function is on. Then you can see the video signal \& OSD raster. |  |  |  |  |  |  |  |
| Column 05) | $\begin{gathered} \text { HG1 - HB1 } \\ (\text { Bit3- 1) } \end{gathered}$ | HG1 - HB1 bits select OSD raster color 1 to be half tone. To carry out half tone function, set the HT bit to '1'. |  |  |  |  |  |  |  |
|  |  | HG1 | HR1 | HB1 | OSD |  |  | Raster Color 1 | POR |
|  |  |  |  |  | G | R | B |  |  |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | Black | 0 |
|  |  | 0 | 0 | 1 | 0 | 0 | 1 | Blue |  |
|  |  | 0 | 1 | 0 | 0 | 1 | 0 | Red |  |
|  |  | 0 | 1 | 1 | 0 | 1 | 1 | Magenta |  |
|  |  | 1 | 0 | 0 | 1 | 0 | 0 | Green |  |
|  |  | 1 | 0 | 1 | 1 | 0 | 1 | Cyan |  |
|  |  | 1 | 1 | 0 | 1 | 1 | 0 | Yellow |  |
|  |  | 1 | 1 | 1 | 1 | 1 | 1 | White |  |
|  | $\begin{gathered} \hline \text { HG2 - HB2 } \\ (\text { Bit6 }-4) \end{gathered}$ | HG2 ~ HB2 bits select OSD raster color 2 to be half tone. To carry out half tone function, set the HT bit to ' 1 '. |  |  |  |  |  |  |  |
|  |  | HG2 | HR2 | HB2 | OSD |  |  | Raster Color 2 | POR |
|  |  |  |  |  | G | R | B |  |  |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | Black | 0 |
|  |  | 0 | 0 | 1 | 0 | 0 | 1 | Blue |  |
|  |  | 0 | 1 | 0 | 0 | 1 | 0 | Red |  |
|  |  | 0 | 1 | 1 | 0 | 1 | 1 | Magenta |  |
|  |  | 1 | 0 | 0 | 1 | 0 | 0 | Green |  |
|  |  | 1 | 0 | 1 | 1 | 0 | 1 | Cyan |  |
|  |  | 1 | 1 | 0 | 1 | 1 | 0 | Yellow |  |
|  |  | 1 | 1 | 1 | 1 | 1 | 1 | White |  |
|  | $\begin{gathered} \hline \mathrm{SB} \\ \text { (Bit 7) } \end{gathered}$ | Soft blanking enable <br> If you set this bit ' 1 ', the R/G/B outputs go to GND. |  |  |  |  |  |  |  |

Tabel 4. Register Description (Continued)


## VIDEO AMP PART ADDRESS MAP

## Register sub address

Table 12. Video AMP Part Address Map

| SUB Address [Hex] | Function |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | POR Value [Hex] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 1000 | Brightness control |  |  |  |  |  |  |  | Contrast control |  |  |  |  |  |  |  | 8080 |
| 1001 | SUB contrast control (G) |  |  |  |  |  |  |  | SUB contrast control (R) |  |  |  |  |  |  |  | 8080 |
| 1002 | OSD contrast control |  |  |  |  |  |  |  | SUB contrast control (B) |  |  |  |  |  |  |  | 8080 |
| 1003 | Cut-off control (G) |  |  |  |  |  |  |  | Cut-off control (R) |  |  |  |  |  |  |  | 8080 |
| 1004 | Cut-off brightness control |  |  |  |  |  |  |  | Cut-off control (B) |  |  |  |  |  |  |  | 8080 |
| 1005 | CLPS | CLPP | BLKP | cs2 | CS1 | HG3 | HR3 | HB3 | SB | HG2 | HR2 | HB2 | HG1 | HR1 | HB1 | HT | 1800 |

Contrast Register (SUB ADRS: 00H) (Vin = 0.7Vpp, bright: 80H, subcont: FFH)

| Hex | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | Contrast (Vpp) | Gain (dB) | int. Value (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |  |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2.85 | - | O |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 5.2 | - |  |
| Increment/bit |  |  |  |  |  |  |  |  |  | 0.0223 |  |

Brightness Register (3-ch) (SUB ADRS: 00H) (cont: 80H, subcont: 80H)

| Hex | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | Brightness (Vpp) | Int. Value (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0.2 |  |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1.5 | O |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2.7 |  |
| Increment/bit |  |  |  |  |  |  |  |  |  |  |

## SUB Contrast Register (R/G/B-ch) (SUB ADRS: 01/02H)

(Vin $=0.7 \mathrm{Vpp}$, bright: 40 H , cont: FFH)

| Hex | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | SUB Contrast (Vpp) | Gain <br> (dB) | Int. Value (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | - |  |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | - | 0 |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | - |  |
| Increment/bit |  |  |  |  |  |  |  |  |  |  |  |

OSD Contrast Register (SUB ADRS: 02H) (VOSD = TTL, bright: 80H, subcont: 80H)

| Hex | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | OSD Contrast <br> $(V p p)$ | Gain <br> $(\mathrm{dB})$ | Int. Value <br> $(\mathrm{Hex})$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - |  |  |  |  |  |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3.2 | - | O |  |  |  |  |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 6.4 | - |  |  |  |  |  |
| Increment/bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Cut-Off Brightness Register (3-ch) (SUB ADRS: 04H)

| Hex | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | Cut-Off Brightness $(\mu A)$ | Int. Value (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 100 | 0 |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 200 | 0.781 |
| Increment/bit |  |  |  |  |  |  |  |  |  |  |

Cut-Off Register (R/G/B-ch) (SUB ADRS: 03/04H)
(cont $=80 \mathrm{H}$, subcont: 80 H )

| Hex | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 | Cut-Off EXT $(\mu A)$ | Int. Value (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 80 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 300 | O |
| FF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 600 |  |
| Increment/bit |  |  |  |  |  |  |  | 2.344 |  |  |

## ADDRESSING

- ROM Fonts

S1D2514X01 provides 256 Rom fonts for displaying OSD Icons, which allows the use of multi-language OSD Icons. Font $\$ 000$ is reserved for blank data.


Figure 11. Composition of the ROM Fonts

## COLORING

If you have an Intensity feature, the number of possible colors you can express becomes doubled. In other words, the number of colors you can represent with three colors blue, green, and red is $8\left(=2^{3}\right)$, but with the intensity feature, it is $16\left(=2^{4}\right)$.

- Character Color

Character color is assinged for each font, and the 4 components for expressing a color are listed below.

| Blue | Character \& attribute register's CB bit[A] |
| :---: | :--- |
| Green | Character \& attribute register's CG bit[9] |
| Red | Character \& attribute register's CR bit[8] |
| Intensity |  <br> Attribute registers Blink, SHA bits is '1', the character intensity feature is enabled. |

## - Raster Color

| Blue | Character \& Attribute register's RB bit[D] |
| :---: | :--- |
| Green | Character \& Attribute register's RG bit[C] |
| Red | Character \& Attribute register's RR bit[B] |
| Intensity |  <br> Attribute registers Blink, SHA bits is '1', the RASTER intensity feature is enabled. |

According to the 'EX-EN', 'RINT' and 'CINT' bits setting, raster and character color intensity can be assigned in units of character.

## Notes for When Making S1D2514X01 Fonts

Address 000h is appointed as blank data. RAM's initial values are all 0 , and all bits are written as 0 when you erase the RAM, so blank data means the initial value. In other words, blank data means 'do nothing'. You don't need to write any data for the space font, except for 000 h . It just needs to be an undotted area.

## Preliminary

- Other Color Effet

The Frame Control Register 0 'BGEN' bit's function is shown in the Figure below. If you set the 'BGEN' bit as ' 0 ' after selecting A's raster color as black, the raster color black will be displayed. But if you set the 'BGEN' bit as ' 1 ', after selecting B's raster color as black, the raster color black becomes invisible, so the video back ground color (gray) is displayed as if it is the raster color.


Figure 12. Color Effect by BGEN Bit

## HEIGHT/POSITIONING

## - Character Height

The purpose of $\mathrm{CH}[5: 0]$ (Character Height) is to output a uniformly sized OSD even if the resolution changes. To express a Character Height of $\mathrm{CH}=18 \sim \mathrm{CH}=63$ after receiving $\mathrm{CH}[5: 0]$ 's input from the frame control register-1, decide on each line's repeating number (Standard Height $\mathrm{CH}=18$ ) and repeat the lines.

The following Figure shows two examples of a height-controlled character. height control is carried out by repeating some of the lines.


Figure 13. Character Height

Repeating line-number can be found by the following formula.

$$
\text { [\# of the repeating lines }=2+\mathrm{N} \times \mathrm{M} \text { ], }
$$

where $N=1,2,3, \ldots$ and $M=\operatorname{round}\{14 \div(\mathrm{CH}[5: 0]-18)\}$.

1. If $\mathrm{CH}[5: 0]$ is greater than 32 and less than or equal to 46 ( $32<\mathrm{CH}[5: 0] \leq 46$ ), all lines are repeated once or twice. The lines that are repeated twice are chosen by the following formula.
[\# of the repeating lines $=2+N \times M$ ],
where $\mathrm{N}=1,2,3, \ldots$ and $\mathrm{M}=$ round $\{14 \leq(\mathrm{CH}[5: 0]-32)\}$.
2. If $\mathrm{CH}[5: 0]$ is greater than 46 and less than or equal to $60(46<\mathrm{CH}[5: 0] \leq 60)$, all lines are repeated two or three times. The lines that are repeated three times are chosen by the following formula.
[\# of the repeating lines $=2+N \times M$ ],
where $N=1,2,3, \ldots$ and $M=$ round $\{14 \leq(\mathrm{CH}[5: 0]-46)\}$.
3. If $\mathrm{CH}[5: 0]$ is greater than 60 and less than or equal to $64(60<\mathrm{CH}[5: 0] \leq 64)$, all Lines are repeated three or four times. The lines that are repeated four times are chosen by the following formula.
[\# of the repeating lines $=2+N \times M$ ],
where $N=1,2,3, \ldots$ and $M=$ round $\{14 \leq(C H[5: 0]-60)\}$.
CH's reference value is 18 , and even if you input 0 , it operates in the same way as when $\mathrm{CH}=18$. The repeating line-number is limited to 16 . If the M value is less than or equal to 1 , all lines of the standard font are repeated more than once.

Table 13. Repeating Line as Controlling by CH bits

| Character Height | Repeating Line |
| :--- | :--- |
| $\mathrm{CH}=18$ | - |
| $\mathrm{CH}=19$ | 9 |
| $\mathrm{CH}=20,21$ | 6,13 |
| $\mathrm{CH}=22$ | $5,11,17$ |
| $\mathrm{CH}=23$ | $4,9,14,19$ |
| $\mathrm{CH}=24$ | $3,7,11,15,19,21$ |
| $\mathrm{CH}=25,26,27$ | $3,7,11,13,15,19,22$ |
| $\mathrm{CH}=28$ | $3,6,9,12,14,18,20,23,25$ |
| $\mathrm{CH}=29$ | $3,6,9,11,13,15,18,21,23,25,26$ |
| $\mathrm{CH}=30$ | $3,6,8,10,12,14,16,18,20,22,25,27$ |
| $\mathrm{CH}=31$ | $2,5,7,9,11,13,15,17,21,23,25,27,28$ |
| $\mathrm{CH}=32,33,34,35$ | $2,5,7,9,11,13,15,18,21,23,25,27,28,29$ |
| $\mathrm{CH}=36$ | - |
| $\mathrm{CH}=37$ | 18 |

Table 13. Repeating Line as Controlling by CH bits

| Character Height | Repeating Line (Continued) |
| :--- | :--- |
| $\mathrm{CH}=38,39$ | 12,25 |
| $\mathrm{CH}=40$ | $10,20,30$ |
| $\mathrm{CH}=41$ | $8,16,24,32$ |
| $\mathrm{CH}=42$ | $6,12,18,24,30,36$ |
| $\mathrm{CH}=43,44,45$ | $6,12,18,24,30,36,41$ |
| $\mathrm{CH}=46$ | $4,8,12,17,21,25,29,33,37,41$ |
| $\mathrm{CH}=47$ | $4,8,12,16,20,24,28,32,36,40,44$ |
| $\mathrm{CH}=48$ | $4,8,12,16,20,23,26,29,33,37,41,45$ |
| $\mathrm{CH}=49$ | $4,8,12,16,19,22,25,28,31,35,39,43,47$ |
| $\mathrm{CH}=50,51,52,53$ | $4,8,12,15,18,21,24,27,30,33,36,40,44,48$ |
| $\mathrm{CH}=54$ | - |
| $\mathrm{CH}=55$ | 27 |
| $\mathrm{CH}=56,57$ | 18,36 |
| $\mathrm{CH}=58$ | $14,28,42$ |
| $\mathrm{CH}=59$ | $12,23,34,45$ |
| $\mathrm{CH}=60$ | $9,18,26,34,43,52$ |
| $\mathrm{CH}=61,62,63$ | $8,16,23,30,37,44,51$ |

- Positioning

The frame control register-2's HP Bit [F:8] signifies delay of the horizontal display from the H -Sync reference edge to the character's 1 st pixel location, and is controlled by multiplying HP [F:8]'s range value by 6 . Also, VP bit[ $7: 0]$ signifies the top margin height from the $V$-Sync reference edge, and is controlled by multiplying 4 to the VP [7:0]'s range value. Refer to the Figure shown below.


Figure 14. Frame Composition with the OSD Characters

## VISUAL EFFECTS

## - Shadowing

The character shadow can only be black. Character shadow is making 1 pixel to the right and below the character.


Shadowing

Figure 15. Character Shadowing

## - Scrolling

Scrolling is slowly displaying or erasing a character from the top line to the bottom. This effect makes it look as if 1 character line is scrolling up or down. asharacter line is scrolling up or down.


Figure 16. Scrolling

## Preliminary

VIDEO AMP MERGED OSD PROCESSOR FOR MONITORS

## PLL CONTROL

- Introduction

PLL (Phase Lock Loop) is feedback controlled circuit that maintains a constant phase difference between a reference signal and an oscillator output signal.

Generally, PLL is composed as follow Figure.


Figure 17. Block Diagram of General PLL

- PFD (Phase Frequency Detector)

PFD compares the phase of the VCO output frequency, with the phase of a reference signal frequency output pulse is generated in proportion to that phase difference.

- LF (Loop Filter)

LF smooths the output pulse of the phase detector and the resulting DC component is the VCO input.

- VCO (Voltage Controlled Oscillator)

VCO is controlled by loop filter output. The output of the VCO is fed back to the phase frequency detector input for comparison which in turn controls the VCO oscillating frequency to minimize the phase difference.

- FD (Frequency Divider)

FD divides too much different frequency that is oscillated from the VCO to compare it with reference signal frequency.

## - PLL of the S1D2514X01

PLL is composed of the phase detector, charge pump, VCO, and N-divider as 4 sub-blocks.


Figure 18. Block Diagram of the PLL Built in S1D2514X01

The following is the description of the input/output signals.

## - HFLB (Input)

Horizontal flyback signal is refrence signal of the PLL built in S1D2514X01.
The HFLB signal's frequency range is $15 \sim 90 \mathrm{kHz}$, so the PLL block must be a wide range PLL that can cover HFLB's entire frequency range.


- VCO (Input)

Error signal that passes through an external loop filter is input into VCO.
Operation voltage range is $1-4 \mathrm{~V}$. You can raise immunity towards external noise by lowering VCO sensitivity. You can do this by making it have the maximum operation voltage range possible in the 5 V power voltage.

## Preliminary

VIDEO AMP MERGED OSD PROCESSOR FOR MONITORS

- DOTO, 1 (Input)

Mode control signal that controls the number of dots per line in the frame control register. There are 4 modes: 320, 480, 640, and 800 dots/line.
According to your choice of mode, the OSD_PLL block's N-Divider is controlled by one of $\div 320, \div 480, \div 640$, or $\div 800$ Divider.

- HF0, 1, 2 (Input)

The horizontal Sync frequency information is received from the micro controller through the frame control registers-1's bit C-A.

- CPO, 1 (Input)

Charge Pump's output sourcing (or sinking) current control pin.
This control data is received through frame control registers-1's bits E-D.

- VCO_OUT (Output)

VCO output that becomes a system clock. It is the OSD R, G, B output signal's dot frequency, and the standard signal for OSD's various timings.
Also, it is input into the N-Divider and makes a PLL loop


- CP_OUT (Output)

Charge Pump circuit's output. input into external loop filter. It becomes one of 3 states according to the standard signal input into the phase detector (HFLB) and the divider output (Div_Out).

- HFLB Div_Out is lead: Current sink
- HFLB Lag: Current source
- HFLB In-Phase: High impedence


## TUNNING FACTORS OF THE S1D2514X01 PLL

- PLL External Circuit

You may follow the recommendations for PCB art work and input/output signal characteristic improvement in recommendation.

The external circuit that has the most influence on S1D2514X01 PLL block operation is pin 3 (VCO_IN) and pin 4 (CP_OUT)'s surrounding circuit. Refer to OSD PLL block.


Figure 19. PLL External Circuit

Because the PLL circuit is basically a feedback circuit, there are many components that influence the characteristics. C1, C2, R1, and R2 do not have a localized effect.

As you can see, they are connected to the PLL control bits and influence the characteristics through their complicated relationships. The main functions of the time canstant and their reference values are as follows.

Table 14. Main Function of Time Constant in PLL External Circuit

| Time Canstant | Recommended Value | Main Function |
| :---: | :---: | :--- |
| C 1 | 10 uF | Influences the damping ratio and controls the PLL <br> response time |
| R 1 | $5.6 \mathrm{~K} \Omega(7.5 \mathrm{~K} \Omega)$ | Same as C 1 |
| R 2 | $27 \mathrm{~K} \Omega$ (or $33 \mathrm{~K} \Omega)$ | Charge pump current adjustment |
| C 2 | 33 pF | Removes ripple caused by R-C circuit |

## - PLL Control Bit

After configuring an external circuit using the recommended values, carry out programming using the recommended values for frequency range and control bits given in the Table below.

Table 15. Recommend Values of PLL Control Bit

| Register Set | PLL Control Bit |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Freq. Range | CP1 | CP0 | FPLL | HF2 | HF1 | HF0 | DOT1 | DOT0 | Hex |  |
| Below 40 kHz | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 B |  |
| $40-50 \mathrm{kHz}$ | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 93 |  |
| $50-70 \mathrm{kHz}$ | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | A7 |  |
| Above 70 kHz | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | AF |  |

(Ref: $800 \times 600, \mathrm{C} 1: 10 \mathrm{uF}, \mathrm{R} 1: 5.6 \mathrm{~K}, \mathrm{R} 2: 27 \mathrm{~K}, \mathrm{C} 2: 33 \mathrm{pF}$ )

- Locking Range

As you can see the figure below, it is 2.35 V that measured voltage at pin- 3 to optimize OSD quality. The proper voltage range is $1.5-3.25 \mathrm{~V}$.


Figure 20. Locking Range

## - HF Bits Selection

HF bits is not selecting from out of $8\left(2^{3}\right)$ steps uniformly, but selecting the step shown in figure below. In example, at 800 mode, there are 5 steps that the frequency range is controlled by HF bits.

Table 16. HF Bits Selection

| DIV | DOT1 | DOT0 | HF2 | HF1 | HFO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 320 | 0 | 0 |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 480 | 0 | 1 |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 640 | 1 | 0 |  |  |  |
|  |  | 0 |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| 800 | 1 | 1 |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

After fixing time constants of the external circuit and PLL control bits except HF bits, if HF bits are stepped up, the voltage measured at pin-3 drops. On the contrary, if HF bits are stepped down, the voltage rises.

The voltage measured at pin-3 don't change by changing CP bits.

## - External Register at pin-4

The external register at pin-4 is the factor that changes greatly at PLL tunning. The initial value of this external register value is decided as follows.

At first, the external register is replaced variable-register (about $50 \mathrm{~K} \Omega$ range).
and then, set the lowest PLL control bits at the lowest frequency allowed by set. and then, change variable-register to be 2.35 V that optimum voltage is locking. and then, measure register value at this time.
also, set the highest PLL control bits at the highest frequency allowed by set.
and then, change variable-register to be 2.35 V that optimum voltage is locking.
and then, measure register value at this time.
You may decide the average of these two registers' value to initial value.

The table below shows that other factors change as changing external register's value.

| Fixing Factor | Variable Factor | Change | Voltage | Current | Lock Range |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Time constants of the external circuit <br> and PLL control bits except | Rext | $\uparrow$ | $\uparrow$ | $\downarrow$ | $\downarrow$ (shift) |
|  |  | $\downarrow$ | $\downarrow$ | $\uparrow$ | $\uparrow$ (shift) |

## RECOMMENDATION

## 5V Power Routing

S1D2514X01's OSD part power is composed of analog VDD and digital VDD. To eliminate clock noise influence in the digital block, you need to separate the analog VDDA and digital VDD.
(BD102 use: Refer to Application Circuit )

## 12V Power Routing

Because S1D2514X01 is a wideband AMP of above $150 \mathrm{MHz}, 12 \mathrm{~V}$ power significantly affects the video characteristics. The effects from the inductance and capacitance are different for each board, and, therefore, some tuning is required to obtain the optimum performance. The output power, VCC2, must be separated from VCC1 and VCC3 using a coil, which is parallel-connected to the damping resistor. The appropriate coil value is between $20 \mathrm{uH}-200 \mathrm{uH}$. Parallel-connected a variable resistor to the coil and control its resistance to obtain the optimum video waveform.
(Moreover, BD103 can tune using a coil and variable resistor to obtain the optimum video waveform. L103, R124, BD103: Refer to application circuit)

## VCC1, VCC3 12V Power

Use a 104 capacitor and large capacitor greater than 470 uH for the power filter capacitor.

## 12V Output Stage Power VCC2

Do not use the power filter capacitor.

## 5V Digital Power VDD

Don't use a coil or magnetic core to the VDD input. Make the power filter capacitor, an electric capacitor of greater than 50uF, single and connect it to VSS, the digital GND.

## Output Stage GND2

Care must be taken during routing because it , as an AMP output stage GND, is an important factor of video oscillation. R/G/B clamp cap and R/G/B load resistor must be placed as close as possible to the GND2 pin. GND2 must be arranged so that it has the minimum GND loop, which at one point must be connected to the main GND.

## Digital GND VSS

When this is to be connected directly to the GND2, it can cause the OSD clock noise, so the loop connection should be routed as far away as possible. If the OSD clock noise affects the screen, separate VSS GND from all GND and connect it to the main board using a bead. Again, the bead connection point should be placed as far away as possible to the GND2.

## Analog Block

The PLL built in to S1D2514X01 is sensitive to noise due to the wide range PLL characteristics. Therefore, you need to isolate the analog block in the following manner. First make a separate land for the analog block (pin2 pin6)'s ground, and connect it to the main ground through a $1 \mathrm{M} \Omega$ resistor. The analog GND of both sides of a double faced PCB must be separated from the main ground. (Separate pin 2's 5V analog GND, which is the GND for OSD PLL, from the main and digital GNDs and connect it to the main GND using about $1 \mathrm{M} \Omega$ resistor. GND for pins 2-6 is the No. 2 VSSA GND.)

## Preliminary

VIDEO AMP MERGED OSD PROCESSOR FOR MONITORS

## $I^{2} \mathrm{C}$ Control Line (SCL, SDA Line)

$I^{2} \mathrm{C}$ communication noise (noise generated in the OSD display pattern when data is transmitted in the $I^{2} \mathrm{C}$ line) may be generated because of an $I^{2} \mathrm{C}$ control line that passes near the analog block. The $I^{2} \mathrm{C}$ control lines near S1D2514X01 must be separated from the analog block as much as possible.

Furthermore, the $\mathrm{I}^{2} \mathrm{C}$ bus interference can be prevented by inserting a series resistor in the line.

## Horizontal Flyback Signal

Display jittering can be generated if the horizontal signal (HFLB) input to S1D2514X01 is not a clean signal.
We recommend a short path and shielded cable for obtaining a clean signal.
Generally, the input horizontal signal (HFLB) is generated by using a high voltage horizontal flyback signal. The effect from the high voltage flyback signal can be reduced by separating the R115 and R117 GND, which determines the flyback signal slice level, from the transistor GND, which generates the actual S1D2514X01 input horizontal signal. Furthermore, the flyback signal sharpness must be maintained by minimizing the values of R115, R116 and R117 resistors, which set the horizontal signal slice level. values.
(R115, R116, R117: Refer to application circuit )

## HFLB Input Signal Generator

You can correct the circuit by reducing the resistors that sets the slice level of the horizontal signal in the HFLBgenerating circuit.

## APPLICATION BOARD CIRCUIT



Figure 21. Application Board Circuit

## TYPICAL APPLICATION CIRCUIT



Figure 22. Typical Application Circuit

## ROM FONTS



Figure 23. ROM Fonts


