
# VIDEO AMP MERGED OSD PROCESSOR

The S1D2502B01 is a very high frequency video amplifier & wide range OSD processor 1 chip system with  $I^2C$  Bus control used in monitors. It contains 3 matched R/G/B video amplifiers with OSD processor and provides flexible interfacing to  $I^2C$  Bus controlled adjustment systems.



## **FUNCTIONS**

- R/G/B video amplifier
- OSD processor
- I<sup>2</sup>C bus control
- Cut-off brightness control
- R/G/B sub contrast/cut-off control
- Half tone

# FEATURES

### VIDEO AMP PART

- 3-channel R/G/B video amplifier, 175MHz @f-3dB
- I<sup>2</sup>C bus control items
  - Contrast control: -38dB
    - Sub contrast control for each channel: -12dB
    - Brightness control
    - OSD contrast control: -38dB
    - Cut-off brightness control (AC coupling)
    - Cut-off control for each channel (AC coupling)
    - Switch registers for SBLK and video half tone and CLP/BLK polarity selection and INT/EXT CLP selection and generated CLP width control
- Built in ABL (automatic beam limitation)
- Built in video input clamp, BRT clamp
- Built in video half tone (3mode) function on OSD pictures
- Capable of 8.0Vp-p output swing
- Improvement of rise & fall time (2.2ns)
- Cut-off brightness control
- Built in blank gate with spot killer
- Clamp pulse generator
- OSD intensity
- BLK, CLP polarity selection
- Clamp gate with anti OSD sagging

# **ORDERING INFORMATION**

Device	e Package Operating Temper			
S1D2502B01-D0B0	32-DIP-600A	-20 °C — +75°C		

#### OSD PART

- Built in 1K-byte SRAM
- 448 ROM fonts (each font consists of 12 × 18 dots.)
- Full screen memory architecture
- Wide range PLL available (15kHz 90kHz, Reference 800 X 600)
- Programmable vertical height of character
- Programmable vertical and horizontal positioning
- Character color selection up to 16 different colors
- Programmable background color (up to 16 colors)
- Character blinking, bordering and shadowing
- Color blinking
- Character scrolling
- Fade-in and fade-out
- Box drawing
- Character sizing up to four times
- 72MHz pixel frequency from on-chip PLL (Reference 800 X 600)



# **BLOCK DIAGRAM**




Figure 1. Functional Block Diagram



# **PIN CONFIGURATION**




Figure 2. Pin Configuration



Pin No.	Symbol	I/O	Configuration
1	VFLB	I	Vertical flyback signal
2	VSSA	-	Ground (PLL part)
3	VCO_IN_P	I	This voltage is generated at the external loop filter and goes into the input stage of the VCO.
4	VREF1	0	Charge pump output
5	VREF	0	PLL regulator filter
6	VDDA	-	+5V supply voltage for PLL part
7	CONT_CAP	-	Contrast control for AMP part
8	ABL	-	Auto beam limit.
9	GND3	-	Ground for video AMP part(for AMP control)
10	CLP_IN	-	Video clamp pulse input
11	VCC3	-	+12V supply voltage for video AMP part(for AMP control)
12	RIN	I	Video signal input (red)
13	VCC1	-	+12V supply voltage for video AMP(for main video signal process)
14	GIN	I	Video signal input (green)
15	GND1	-	Ground for video AMP part(for main video signal process)
16	BIN	I	Video signal input (blue)
17	BCLP	-	B output clamp cap
18	BOUT	0	Video signal output (blue)
19	GND2	-	Ground for video AMP part(for video output drive)
20	GCLP	-	G output clamp cap
21	GOUT	0	Video signal output (green)
22	VCC2	-	+12V supply voltage for video AMP part(for video output drive)
23	RCLP	-	R output clamp cap
24	ROUT	0	Video signal output (red)
25	BCT	-	B cut-off output
26	GCT	-	G cut-off output
27	RCT	-	R cut-off output
28	VSS	-	Ground for digital part
29	SCL	I	Serial clock (I <sup>2</sup> C)
30	SDA	I/O	Serial data (I <sup>2</sup> C)
31	VDD	-	+5V supply voltage for digital part
32	HFLB	I	Horizontal flyback signal

Table 1. Pin Configuration



# **PIN DESCRIPTION**

Pin No	Pin Name	Schematic	Description
1	VFLB	VFLB	FLB signal is in TTL level
32	HFLB	HFLB	Multi polarity input
3	VCO_IN_P	Ľ.	PLL loop filter output
4	VPEF/		BandGap ref. output
5	VREF		
7	Contrast cap (CONT_CAP)	I <sup>2</sup> C Data → 4.0K Vref ↓ 100µA	Contrast cap range (0.1uF — 5uF)
8	ABL_IN	Vref VCC 100K Vref Vref Vref 250µA	ABL input DC range (1 — 4.5V)

Table 2. Pin Description



Pin No	Pin Name	Schematic	Description
10	CLP_IN	VCC 50K	Multi polarity input Clamp gate pulse TTL level input
12	Red video input (RIN)	vcc Vcc	Max input video signal is 0.7 Vpp
14	Green video input (GIN)		
16	Blue video input (BIN)	Video_In O.2K	
17	Blue (B clamp cap)	Ţ.	Brightness controlling actives by charging and discharging of the external cap. (0.1µF)
20	Green (G clamp cap)	0.2K Š ``► \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	(During clamp gate)
23	Red (R clamp)	0.2K	

Table 2. Pin Description (Continued)



Pin No	Pin Name	Schematic	Description
18	Blue video output (BOUT)	VCC ↓ ↓ 0.05К	Video signal output
21	Green video output (GOUT)	0.5K 0.04K Video_Out	
24	Red video output (ROUT)	↓ Isink	
27	Red cut-off control (RCT)		Cut-off control output
26	Green cut-off control (GCT)	0-\$00uA \$2200uA 50uA 100uA	
25	Blue cut-off control (BCT)		
29	SCL		Serial clock input port of I <sup>2</sup> C bus
30	SDA		Serial data input port of I <sup>2</sup> C bus

Table 2. Pin Description (Continued)



# ABSOLUTE MAXIMUM RATINGS (see 1)

(Ta = 25 °C)

Table 3. Absolute Maximum Ratings	
-----------------------------------	--

No	Item	Symbol		Unit		
			Symbol	Min	Тур	Max
1	Maximum supply voltage	V <sub>CC</sub>	-	-	13.2	V
		V <sub>DD</sub>	-	-	6.5	v
2	Operating temperature (see 2)	Topr	-20	-	75	°C
3	Storage temperature	Tstg	-65		150	٥C
4	Operating supply voltage	V <sub>CCop</sub>	11.4	12.0	12.6	V (see 3)
4	Operating supply voltage	V <sub>DDop</sub>	4.75	5.00	5.25	v
5	Power dissipation	P <sub>D</sub>	-	-		W

# **THERMAL & ESD PARAMETER**

### Table 4. Thermal & ESD Parameter

No	Item	Symbol		Unit		
No		Symbol	Min	Тур	Мах	Unit
1	Thermal resistance (junction-ambient)	θја	-	48	-	°C/W
2	Junction temperature	Tj	-	150	-	°C
3	Human body model (C = 100p, R = 1.5k)	HBM	2	-	-	KV
4	Machine model (C = 200p, R = 0)	MM	300	-	-	V
5	Charge device model	CDM	800	-	-	V



# ELECTRICAL CHARACTERISTICS

## DC ELECTRICAL CHARACTERISTICS

(Tamb = 25 °C, V<sub>CC</sub> = 12V, V<sub>DD</sub> = V<sub>DDA</sub> = 5V, ABL input voltage = 5V, HFLB input signal = S3, load resistors =  $470\Omega$ , except OSD part current 35mA, unless otherwise stated)


Descurator	Cumhal	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current	I <sub>CC</sub> <sup>(see 4)</sup>		100	125	130	mA
Minimum supply current	I <sub>CC</sub> min	V <sub>CC</sub> = 11.4V	95	110	120	mA
Maximum supply current	I <sub>CC</sub> max	V <sub>CC</sub> = 12.6V	105	130	140	mA
ABS supply current	I <sub>CC</sub> abs	V <sub>CC</sub> = 13.2V	-	-	175	mA
Video input bias voltage	V bias		1.8	2.1	2.4	V
Video black level voltage (POR)	V blackpor		1.20	1.50	1.80	V
Black level voltage channel difference (POR)	$\Delta$ V blackpor (see 5)		Δ 10	-	-	%
Video black level voltage (FFH)	V blackff	04 = FFH <sup>(see 13)</sup>	2.2	2.7	3.2	V
Black level voltage channel difference (FFH)	$\Delta$ V blackff		Δ 10	-	-	%
Video black level voltage (00H)	V black00	04 = 00H	-	0.2	0.5	V
Black level voltage channel difference (00H)	$\Delta$ V black00		Δ10	-	-	%
Spot killer voltage	Vspot	V <sub>CC</sub> = Var.	9.20	10.4	11.2	V
Cut-off current (FFH)	ICTff	Pin25, 26, 27 = 12V 09 — 0B: FFH 0C: 00H	500	625	750	μΑ
Cut-off current (00H)	ICT00	Pin25, 26, 27 = 12V 09 — 0C: 00H	-	2.0	5.0	μA
Cut-off brightness current (FFH)	ICTBRTff	Pin25, 26, 27 = 12V 09 — 0B: 00H 0C: FFH	100	180	260	μΑ
Cut-off brightness current (80H)	ICTBRT80	Pin25, 26, 27 = 12V 09 — 0B: 00H 0C: 80H	50	90	130	μΑ
Cut-off offset current 1	ICS1	Pin25, 26, 27 = 12V 09 — 0C: 00H 0E: 11H	25	50	75	μA

**Table 5. DC Electrical Characteristics** 



Parameter	Symbol	Conditions	Value			Unit	
Farameter	Symbol	Conditions	Min	Min Typ Max		Onit	
Cut-off offset current 2	ICS2	Pin25, 26, 27 = 12V 09 — 0C: 00H 0E: 12H	50	100	130	μA	
Soft BLK output voltage	Vsblk	0D: 80H 0E: 14H	-	0.2	0.5	V	
Clamp cap voltage (POR)	Vcap		6.0	7.0	8.0	V	

### Total external cut-off current range





### AC ELECTRICAL CHARACTERISTICS

(Tamb = 25 °C, V<sub>CC</sub> = 12V, V<sub>DD</sub> = V<sub>DDA</sub> = 5V, ABL input voltage = 5V, HFLB input signal = S3, load resistors =  $470\Omega$ , Vin = 0.7Vpp manually adjust video output pins 18, 21 and 24 to 4V DC for the AC test (see 11) unless otherwise stated <sup>(see 12)</sup>)

Deremeter	Symbol	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Contrast max. output voltage	Vcff	03, 05, 06, 07 = FFH	5.0	5.7	6.4	Vpp
Contrast max. output channel difference	$\Delta$ Vcff	04, 08 — 0C = 80H RGB input = S1	Δ 10	-	-	%
Contrast center output voltage	Vc80	03, 04, 08 ~ 0C = 80H	2.5	2.85	3.2	Vpp
Contrast center output channel difference	$\Delta$ Vc80	05, 06, 07 = FFH RGB input = S1	Δ 10	-	-	%
Contrast max Center attenuation	С	C = 20log (Vc80/Vcff)	-8	-6	-4	dB
Sub contrast center output voltage	Vd80	03 = FFH	2.3	2.6	2.9	Vpp
Sub contrast center output channel difference	$\Delta$ Vd80	04 — 0C = 80H RGB input = S1	Δ 10	-	-	%
Sub contrast min. output voltage	Vd00	03 = FFH, 05—07: 00H	1.3	1.6	1.9	Vpp
Sub contrast min. output channel difference	$\Delta$ Vd00	04, 08 — 0C = 80H RGB input = S1	Δ 10	-	-	%
Sub contrast max min. attenuation	D	D = 20log (Vd00/Vcff)	-14	-12	-10	dB
ABL control range	ABL	(see 15)	-12	-10	-8	dB
R/G/B video rising time (see 7)	tr (video)	03, 05 ~ 07: FFH	-	2.2	2.8	ns
R/G/B video falling time (see 7)	tf (video)	04, 08 ~ 0C: 80H RGB input = S2	-	2.2	2.8	ns
R/G/B blank output rising time (see 7)	tr (blank)	POR	-	6.0	12.0	ns
R/G/B blank output falling time (see 7)	tf (blank)	HFLB: S4	-	8.0	15.0	ns
R/G/B video band width <sup>(see 7, 8)</sup>	f (-3dB)	(see 16)	175	-	-	MHz
Video AMP 50MHz cross talk	CT_50M (see7, 9)	(see 17)	-	-25	-20	dB
Video AMP 130MHz cross talk	CT_130M (see7, 9)	(see 18)	-	-15	-10	dB
Absolute gain match	Avmatch (see 6)		-1	-	1	dB
Gain change between amplifier	Avtrack (see 7)		-1	-	1	dB

 Table 6. AC Electrical Characteristics



### **OSD ELECTRICAL CHARCTERISTICS**

(Tamb = 25 °C, V<sub>CC</sub> = 12V, V<sub>DD</sub> = V<sub>DDA</sub> = 5V, HFLB input voltage = S3, load rosistors = 470 $\Omega$ , V-AMP test registors FBLK, OSD input conditions unless otherwise stated)


Parameter	Symbol	Conditions		Value		Unit
Farameter	Symbol	Conditions	Min	Тур	Max	Unit
OSD contrast max. output voltage	Vocff	08 = FFH	5.4	6.4	7.4	Vpp
OSD contrast max. output channel difference	$\Delta$ Vocff	OSD RGB output conditions	Δ10	-	-	%
OSD contrast center output voltage	Voc80	08 = 80H	2.7	3.2	3.7	Vpp
OSD contrast center output channel difference	Δ Voc80 OSD RGB output conditions		Δ10	-	-	%
R/G/B OSD rising time	tr (OSD)	08: FFH	-	4.0	5.0	ns
R/G/B OSD falling time	tf (OSD)		-	4.0	5.0	ns
HT video level	HTvideo	ABL = 6V	-6.0	-4.5	-3.0	dB
HT video output channel difference	∆ HTvideo	RGB input = S1 03, 05 — 08: FFH 0D: 01H OSD black conditions input HTvideo = 20log(V <sub>htvideo</sub> /V <sub>cff</sub> )	Δ 15	-	-	%
HT OSD level	HTosd	ABL = 6V	-7.0	-5.5	-4.0	dB
HT OSD output channel difference	$\Delta$ HTosd	05 — 08: FFH 0D: 0FH OSD white condition input HTosd = 20log (V <sub>htosd</sub> /V <sub>ocff</sub> )	Δ 15	-	-	%

#### **Table 7. OSD Electrical Chaacteristics**



# **OPERATION TIMINGS**

	Table 8. Oper	ation Timings			
Parameter	Symbol	Min	Тур	Max	Unit
Input Signal HFLB, VFLB					
Horizontal flyback signal frequency	f <sub>HFLB</sub>	-	-	120	kHz
Vertical flyback signal frequency	f <sub>VFLB</sub>	-	-	200	Hz
I <sup>2</sup> C Interface SDA, SCL (Refer to Figu	ıre 3)				
SCL clock frequency	f <sub>SCL</sub>	-	-	300	kHz
Hold time for start condition	t <sub>hs</sub>	500	-	-	ns
Set up time for stop condition	t <sub>sus</sub>	500	-	-	ns
Low duration of clock	t <sub>low</sub>	400	-	-	ns
High duration of clock	t <sub>high</sub>	400	-	-	ns
Hold time for data	t <sub>hd</sub>	0	-	-	ns
Set up time for data	t <sub>sud</sub>	500	-	-	ns
Time between 2 access	t <sub>ss</sub>	500	-	-	ns
Fall time of SDA	t <sub>fSDA</sub>	-	-	20	ns
Rise time of both SCL and SDA	t <sub>rSDA</sub>	-	-	-	ns



# Figure 3. I<sup>2</sup>C Bus Timing Diagram



# **OSD PART ELECTRICAL CHARACTERISTICS**

### **OSD PART DC ELECTRICAL CHARACTERISTICS**

 $(Ta = 25 \circ C, V_{DDA} = V_{DD} = 5V)$ 

#### Table 9. OSD Part DC Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>DD</sub>	4.75	5.00	5.25	V
Supply current (no load on any output)	I <sub>DD</sub>	-	-	25	mA
Input voltage	V <sub>IH</sub>	0.8V <sub>DD</sub>	-	-	V
	V <sub>IL</sub>	-	-	V <sub>SS</sub> + 0.4	V
Output voltage	V <sub>OH</sub>	0.8V <sub>DD</sub>	-	-	V
$(lout = \pm 1mA)$	V <sub>OL</sub>	-	-	V <sub>SS</sub> + 0.4	V
Input leakage current	I	-10	-	10	μA
VCO input voltage	V <sub>VCO</sub>		2.5		V



#### NOTES:

- 1. Absolute maximum rating indicates the limit beyond which damage to the device may occur.
- Operating ratings indicate conditions for which the device is functional but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the electrical characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- 3. VCC supply pins 11, 13, and 22 must be externally wired together to prevent internal damage during VCC power on/off cycles.
- The supply current specified is the quiescent current for VCC1/VCC2 and VCC3 with RL = ∞, The supply current for VCC2 (pin 22) also depends on the output load.
- 5. Output voltage is dependent on load resistor. Test circuit uses  $RL = 470\Omega$
- 6. Measure gain difference between any two amplifiers Vin = 700mVpp.
- 7. When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended. Video amplifier 50MHz cross talk test also requires this printed circuit board. The reason for a double sided full ground plane PCB is that large measurement variations occur in single sided PCBs.
- 8. Adjust input frequency from 10MHz (AV max reference level) to the -3dB frequency (f -3dB).
- Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation.
   Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at fin = 50MHz for cross talk 50MHz.
- 10. A minimum pulse width of 200 ns is guaranteed for a horizontal line of 15kHz. This limit is guaranteed by design. if a lower line rate is used a longer clamp pulse may be required.
- 11. During the AC test the 4V DC level is the center voltage of the AC output signal. For example. If the output is 4Vpp the signal will swing between 2V DC and 6V DC.
- 12. These parameters are not tested on each product which is controlled by an internal qualification procedure.
- 13. The conditions blocks 03, 04, 05... etc. signify sub address'0F03, 0F04, 0F05... etc.
- 14. Sub address 0F03, 0F05 ~ 0F07: FFH
  - 0F04, 0F08 ~ 0F0C: 80H

```
RGB input = S1,
```

When the ABL input voltage is 0V, the R/G/Bs output voltage is VR/VG/VB and uses the formula ABLR = 20log (VR/V  $_{cffR}$ ) 15. OSD TST mode = High, CLP operation off,


RGB input = S5 (frequency sweep), RGB input clamp cap = 2.1V DC, RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V), S5s frequency 1MHz  $\rightarrow$  130MHz sweep, -3dB point = 20log (V<sub>130MHz</sub>/V<sub>1MHz</sub>) 03, 05 ~ 07: FFH 04, 08 ~ 0C: 80H 0F: 80H

16. OSD TST mode = High, CLP operation off, RGB input clamp cap = 2.1V DC, RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V), 03, 05 ~ 07: FFH 04, 08 ~ 0C: 80H 0F: 80H R input = S5 (50MHz) CT\_50M = 20log (V<sub>outG</sub>/V<sub>outR</sub>) or 20log (V<sub>outB</sub>/V<sub>outR</sub>)

17. OSD TST mode = High, CLP operation off, RGB input clamp cap = 2.1V DC, RGB clamp cap (pin 23/20/17) = Vcap voltage (7.0V), 03, 05 ~ 07: FFH 04, 08 ~ 0C: 80H 0F: 80H R input = S5 (130MHz) CT\_150M = 20log ( $V_{outG}/V_{outR}$ ) or 20log ( $V_{outB}/V_{outR}$ )



# **TEST SIGNAL FORMAT**



**Table 10. Test Signal Format** 

- S1, S2 signals low level must be synchronized with the S3 signals sync. term.
- The input signal level uses the IC pin as reference.



# **TEST CIRCUIT**




Figure 4. Test Circuit



### S1D2502B01

## FUNCTIONAL DESCRIPTIONS

#### DATA TRANSMISSION

The interface between S1D2502B01 and MCU follows the I<sup>2</sup>C protocol. After the starting pulse, the transmission takes place in the following order: Slave address with R/W bit, 2-byte register address, 2-byte data, and stop condition. an acknowledge signal is received for each byte, excluding only the start/stop condition. The 2-byte register address is composed of an 8-bit row address, and an 8-bit column address. The order of transmission for a 2-byte register address is 'Row address  $\rightarrow$  Column address'. The 2 bytes of data is because S1D2502B01 has a 16-bit base register configuration. S1D2502B01's slave address is BAh. It is BBh in read mode, and BAh in write mode.

### Address Bit Pattern for Display Registers Data

(a) row address bit pattern

R3 - R0: Valid data for row address

A15	A14	A13	A12	A11	A10	A9	A8
Х	Х	Х	Х	R3	R2	R1	R0

(b) Column address bit pattern

C4 - C0: Valid data for column address

A7	A6	A5	A4	A3	A2	A1	A0
Х	Х	Х	C4	C3	C2	C1	C0

X:Don't care bit

#### Data Transmission Format

 $\begin{array}{l} \text{Start} \rightarrow \text{Slave address} \rightarrow \text{ACK} \rightarrow \text{Row address} \rightarrow \text{ACK} \rightarrow \text{Column address} \rightarrow \text{ACK} \\ \text{Data byte N} \rightarrow \text{ACK} \rightarrow \text{Data byte N+1} \rightarrow \text{ACK} \rightarrow \text{Stop} \end{array}$ 

#### Figure 5. Data Transmission Format at Writing Operation

 $\begin{array}{l} \text{Start} \rightarrow \text{Slave address} \rightarrow \text{ACK} \rightarrow \text{Row address} \rightarrow \text{ACK} \rightarrow \text{Column address} \rightarrow \text{ACK} \rightarrow \text{Stop} \\ \text{Start} \rightarrow \text{Slave address} \rightarrow \text{ACK} \rightarrow \text{Data byte N} \rightarrow \text{ACK} \rightarrow \text{Data byte N+1} \rightarrow \text{ACK} \rightarrow \text{Stop} \\ \end{array}$ 

#### Figure 6. Data Transmission Format at Reading Operation






Figure 7. SDA line and SCL line (Write Operation)




Figure 8. SDA line and SCL line (Read Operation)



#### Preliminary VIDEO AMP MERGED OSD PROCESSOR FOR MONITORS

#### MEMORY MAP




Figure 9. Memory Map of Display Registers

The display RAM's address of the row and column number are assigned in order. The display RAM is composed of 4 register groups (character & attribute register, row attribute register, frame control register, and V-AMP control register).

The display area in the monitor screen is 30 column  $\times$  15 row, so the related character & attribute registers are also 30 column  $\times$  15 row. Each register has a character address and characteristics corresponding to the display location on the screen, and one register is composed of 16 bits. The lower 9 bits select the font from the 448 ROM fonts, and the upper 7 bits give font characteristics to the selected font.

The row attribute register takes up the display RAM's 31st column. It provides raster color, raster color intensity, character color intensity, horizontal & vertical character size, box, border, and shadow features in units of row.

The frame control registers are in the 16th row. It controls OSD's display location, character height, scroll, and fade-in/out in units of frame.

The V-AMP control registers are also located in the 16th row.



ſ

## **REGISTER DESCRIPTION**

F	E	D	С		Α	9	8	7	6	5	4	3	2	1	0
BINV	BOX1	BOX0	В	G	R Bli	nk/Fint	C8	C7	C6	C5	C4	C3	C2	C1	C0
•		Charao	cter Att	ribute			•		Cha	racter	Code	(448 f	onts)		
			_	_				_							
		bute R	-							_		-	-		
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
-	BREN	INTE	CBil	BOXE	BORD			RG	RR	RINT				VZ1	VZ
							← Ra	ster C	olor →	Intel	nsity→	<b>←</b> C	Charac	ter Siz	ze —
						Calum									
Fra	E	ontrol F D	cegiste C	B B	_	9	-	7	6	5	4	3	2	1	0
	Fde	-		HPOL	<u>A</u>	9	8	7	Erase		4 Scrl	1	1	Bli0	Bli
	Tuc	Tuci	VI OL								Och	OCIT	DIT	Dilo	
" Fra		ontrol F	Registe	er 1: R	ow15,	Colum	n01								
F	E	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
CP1	CP0	Fpll	HF2	HF1	HF0	dot1	dot0	-	FBLK	CH5	CH4	CH3	CH2	CH1	CH
•			PLL (	Control				•		← (	Charao	cter H	eight (	Contro	I —
" Fra	me Co	ontrol F	Registe	er 2: R	ow15,	Colum	n02								
"Fra	me Co E	ontrol F D	Registe C	er 2: R B	o <b>w15</b> , A	Colum 9	n <b>02</b> 8	7	6	5	4	3	2	1	0
			-					r	6 VP6	5 VP5	-		1	1 VP1	1
F	E	D HP5	C HP4	В	A HP2	9	8	1		VP5	-	VP3	VP2	1	0 VP0
F	E	D HP5	C HP4	B HP3	A HP2	9	8	1		VP5	VP4	VP3	VP2	1	1
F HP7	E HP6	D HP5 Horizo	C HP4 ontal S	B HP3 tart Po	A HP2 sition	9 HP1	8 HP0	VP7		VP5	VP4	VP3	VP2	1	1
F HP7 • • • • •	E HP6	D HP5 Horizo	C HP4 ontal S	B HP3 tart Po	A HP2 sition	9 HP1	8 HP0	VP7		VP5	VP4	VP3	VP2	1	1
F HP7 • • • • •	E HP6	D HP5 Horizo	C HP4 ontal S	B HP3 tart Po er: Ro	A HP2 sition	9 HP1 	8 HP0	VP7		VP5	VP4	VP3	VP2	1	1
F HP7 • • • Col	E HP6 MP Co umn03	D HP5 Horizo	C HP4 ontal S Regist	B HP3 tart Po	A HP2 sition w15, C	9 HP1	8 HP0	VP7	VP6 6	VP5 Vert	VP4 ical St	VP3 art Po 3	VP2 sition 2	VP1 1	VP
F HP7 ◀ ✔ Col F -	E HP6 MP Co umn0: E -	D HP5 Horizo Dontrol I 3 D -	C HP4 ontal S Regist	B HP3 tart Po er: Ro	A HP2 sition w15, C	9 HP1 	8 HP0	VP7 15 7	VP6 6	VP5 Vert 5 VC5	VP4 ical St 4 VC4	VP3 art Po 3 VC3	VP2 sition 2 VC2	VP1 1	0 0
F HP7 Col F Col	E HP6 UMP Co umn03 E - umn04	D HP5 Horizo Dontrol I 3 D -	C HP4 Dontal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 003 ~ <sup>-</sup> 8 -	VP7	6 VC6	VP5 Vert 5 VC5 Co	VP4 ical St i VC4 ntrast	VP3 art Po 3 VC3 Contr	VP2 sition 2 VC2 rol	1 VC1	0 VP
F HP7 ◀ ✔ Col F -	E HP6 MP Co umn0: E -	D HP5 Horizo Dontrol I 3 D -	C HP4 ontal S Regist	B HP3 tart Po er: Ro	A HP2 sition w15, C	9 HP1 	8 HP0 003 ~ - 8 - 8	VP7	6 VC6 6	VP5 Vert 5 VC5 Co 5	VP4 ical St 4 VC4 ntrast 4	VP3 art Po 3 VC3 Contr 3	VP2 sition 2 VC2 rol 2	1 VC1 1	0 VC 0
F HP7 Col F Col	E HP6 UMP Co umn03 E - umn04	D HP5 Horizo Dontrol I 3 D -	C HP4 Dontal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 003 ~ <sup>-</sup> 8 -	VP7	6 VC6 6	VP5 Vert 5 VC5 Co	VP4 ical St 4 VC4 ntrast 4	VP3 art Po 3 VC3 Contr 3	VP2 sition 2 VC2 rol 2	1 VC1 1	0 VC 0
F HP7 Col F Col F Col	E HP6 umn0: E 	D HP5 Horizo D D - 4 D -	C HP4 Dontal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 003 ~ - 8 - 8	VP7	6 VC6 6	VP5 Vert 5 VC5 Cc 5 BRT5	VP4 ical St 4 VC4 ntrast 4	VP3 art Po 3 VC3 Contr 3 BRT3	VP2 sition 2 VC2 ol 2 BRT2	1 VC1 1	0 VP VC
F HP7 Col F Col F Col	E HP6 umn03 E umn04 umn04 umn04	D HP5 Horizo D D - - 4 D - 5	C HP4 ontal S Regist C - C	B HP3 tart Po er: Ro B  B 	A HP2 sition w15, C A - A -	9 HP1 olumr 9 - 9 -	8 HP0 03 ~ 7 8 - 8 -	VP7	6 VC6 BRT6	VP5 Vert 5 VC5 Co 5 BRT5 Bri	VP4 ical St 4 VC4 ntrast 4 BRT4 ghtnes	VP3 art Po VC3 Contr 3 BRT3 ss Col	VP2 sition 2 VC2 rol 2 BRT2 ntrol	1 VP1 VC1 1 BRT1	0 0 VC
F HP7 Col F Col F Col	E HP6 umn0: E 	D HP5 Horizo D D - 4 D -	C HP4 Dontal S Regist C -	B HP3 tart Po er: Ro B 	A HP2 sition w15, C A -	9 HP1 olumr 9 -	8 HP0 003 ~ - 8 - 8	VP7	6 VC6 BRT6 6	VP5 Vert 5 VC5 Co 5 BRT5 Bri 5	VP4 ical St 4 VC4 ntrast 4 BRT4 ghtnes 4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Col 3	VP2 sition 2 VC2 rol 2 BRT2 ntrol 2	1 VP1 VC1 1 BRT1 1	0 0 0 0 0 8 R1
F HP7 Col F Col F Col	E HP6 umn03 E umn04 umn04 umn04	D HP5 Horizo D D - - 4 D - 5	C HP4 ontal S Regist C - C	B HP3 tart Po er: Ro B  B 	A HP2 sition w15, C A - A -	9 HP1 olumr 9 - 9 -	8 HP0 03 ~ 7 8 - 8 -	VP7	6 VC6 BRT6 6	VP5 Vert 5 VC5 Co 5 BRT5 Bri 5 RSB5	VP4 ical St 4 VC4 ntrast 4 BRT4 ghtnes 4 RSB4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Col 3 RSB3	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2 RSB2	1 VC1 1 BRT1 1 RSB1	0 0 0 0 0 8 R1
F HP7 ← Col F Col F Col F Col F Col F -	E HP6 umn0: E umn0: E umn0: E umn0: E -	D HP5 Horizo D - - 4 D - - 5 D - -	C HP4 ontal S Regist C - C	B HP3 tart Po er: Ro B  B 	A HP2 sition w15, C A - A -	9 HP1 olumr 9 - 9 -	8 HP0 03 ~ 7 8 - 8 -	VP7	6 VC6 BRT6 6	VP5 Vert 5 VC5 Co 5 BRT5 Bri 5	VP4 ical St 4 VC4 ntrast 4 BRT4 ghtnes 4 RSB4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Col 3 RSB3	VP2 sition 2 VC2 ol 2 BRT2 ntrol 2 RSB2	1 VC1 1 BRT1 1 RSB1	0 0 0 0 BRT
F HP7 Col F Col F Col F Col	E HP6 umn0: E - umn0: E - umn0: E - umn0:	D HP5 Horizo D D - 4 D - 4 5 D - 5 5 D - 5	C HP4 ontal S Regist C - C -	B HP3 tart Po er: Ro B  B  B 	A HP2 sition w15, C A - - A -	9 HP1 	8 HP0 •03 ~ - 8 - - 8 - - 8 -	VP7	6 VC6 BRT6 6 RSB6	VP5 Vert 5 VC5 Cc 5 BRT5 Bri 5 RSB5 R SUI	VP4 ical St VC4 ntrast 4 BRT4 ghtnes 4 RSB4 3 Con	VP3 art Po 3 VC3 Contr 3 BRT3 ss Col 3 RSB3 trast C	VP2 sition 2 VC2 rol 2 BRT2 ntrol 2 RSB2 Contro	1 VC1 1 BRT1 1 RSB1	0 VP VC 0 BR1 0 RSE
F HP7 ← Col F Col F Col F Col F Col F -	E HP6 umn0: E umn0: E umn0: E umn0: E -	D HP5 Horizo D - - 4 D - - 5 D - -	C HP4 ontal S Regist C - C	B HP3 tart Po er: Ro B  B 	A HP2 sition w15, C A - A -	9 HP1 olumr 9 - 9 -	8 HP0 03 ~ 7 8 - 8 -	VP7 15 7 VC7 4 7 BRT7 4 7 RSB7 4 7	6 VC6 BRT6 6 RSB6 6	VP5 Vert 5 VC5 Co 5 BRT5 Bri 5 RSB5	VP4 ical St d VC4 ntrast 4 BRT4 ghtnes 4 RSB4 3 Coni 4	VP3 art Po 3 VC3 Contr 3 BRT3 ss Col 3 RSB3 trast C 3	VP2 sition 2 VC2 rol 2 BRT2 ntrol 2 RSB2 Contro 2	VP1           1           VC1           1           BRT1           1           RSB1           1           1	0 VP VC 0 BR1 0 RSE



	umn07		0			0	•	-	0	-		0	0		0
F	E		C -	B -	A -	9	8	7 8987	6 8986	5	4	3	2	1	0 BSB0
-	_	_	_	_	_	_	_	10007	0000					DODI	0000
Colu	umn08									1	B SUB	Conti	O		-
F	E	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	OSD7	OSD6	OSD5	OSD4	OSD3	OSD2	OSD1	OSD0
Calı	umn09							•		OSD	Contr	ast Co	ontrol		
F	E	D	С	в	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-								RWB0
											Cut-off				
Colu	umn10							Г			Jut-on	Cont			
F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	GWB7	GWB6	GWB5	GWB4	GWB3	GWB2	GWB1	GWB0
										G	Cut-off	f Cont	rol		
	umn11														
F	E	D	С	В	A	9	8	7	6	5			2	1	0
-	-	-	-	-	-	-	-	BWB7	BWB6		•			BWB1	BWB0
0								•		BO	Cut-off	Conti	rol		
F	umn12 E	D	C	Б	۸	0	0	7	6	5	4	3	2	1	0
г -	-	-	C -	B -	A -	9	8						1	-	0 CUT
								4		Cut-off					
Calı	umn13							Г	`	Sut-On	Dirgi	11035	Contro	51	-
F	E	D	С	в	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	SB		HS5	1			HS1	
						1		-		If Tone					
Colu	umn14							I	110			nt Biai		11101	l
F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	CLPS	CLPP	BLKP	BPW2	BPW1	-	CS2	CS1
									Cla	amp, F	olarity	/ & Off	iset Co	ontrol	
Colu	umn15							-			-				
F	Е	D	С	В	А	9	8	7	6	5	4				0
-	-	-	-	-	-	-	-	-	-	-	-	TST	HS9	HS8	HS7
													<b>≮</b> Half ٦	one C	ontrol
															-

Figure 10. Register Description



Registers	Bits				Desc	ription						
Character &	C8 — C0	Character cod	le addre	ess								
Attribute Registers	(Bit 8 — 0)	This is the add	dress of	448 R0	DM font	S.						
(Row 00 — 14,	Blink/FINT	Character blin	king/for	nt intens	sity							
Column 00 — 29)	(Bit 9)		•			set to '1', this bit carries out the font						
						acter blinking feature instead. In other g, set the INTE bit to '0'. Select frame						
		control registe	r-0's Bli	iT bit as	blinkin	g time, and select Bli1, Bli0 Bit as						
		blinking duty.	When g	iving in	tensity i	n units of font, refer to the table below.						
		Blink/FINT	INTE	RINT	CINT	Function						
		0	0	-	-	Normal						
		0	1	-	-	Normal						
		1	0	-	-	Blink						
		1	1	0	1	Character intensity						
		1	1	1	0	Raster intensity						
		1	1	1	1	Character & raster intensity						
	B, G, R	Character color										
	(Bit C — A)	The character color is chosen from 16 colors using these 3 bits and the row attribute register's CINT bit.										
	BOX1, BOX0	Character box drawing										
	(Bit E, D)	You can make 4 box drawing modes using these 2 bits in combination. The box drawings possible with font 'A' are shown below.										
				N. ROMO								
				BOX0 BOX1	0	1						
				0	BOX OF	F A						
				1	Δ							
		Refer to row a	ttribute	register	r's 'BOX	E' bit.						
	BINV	Box inversion	4	la al s								
	(Bit F)	The white box using BOX1, I		lack an	a black	box turns white in the box drawing						

## Table 11. Register Description



Registers	Bits			Description						
Row Attribute	VZ1, VZ0	Vertical cl	naracter s	ize control						
Registers	(Bit 1, 0)	VZ1	VZ0	Vertical Character Size	]					
(Row00— 14, Column30)		0	0	1X (1 time)	-					
,		0	1	2X (2 times)						
		1	0	3X (3 times)						
		1	1	4X (4 times)	-					
		bits in cor	nbination.	ne vertical character size is de	] ecided by using these two					
	HZ1, HZ0 (Bit 3, 2)	Horizonta	l characte	er size control						
	(Bit 3, 2)	HZ1	HZ0	Horizontal Character Size						
		0	0	1X (1 time)						
		0	1	2X (2 times)						
		1	0	3X (3 times)						
		1	1	4X (4 times)						
		As shown above, the horizontal character size is decided by using these two bits in combination. However, unlike VZ, the surrounding area (row) is taken over in the amount of the HZ increase, so you must keep that in mind when changing font size. Refer to Character Size.								
	CINT	Character	color inte	ensity						
	(Bit 4)	When this bit is set to '1', the color intensity of the character on the row becomes high. Refer to BLINK/FINT, INTE, RINT, and CINT's combination chart in the previous page. (Even if you change this bit can't check the intensity feature on the demo board. This is becaus OSD IC's output INT is applied as the video Pre Amp's input, and th board doesn't apply the OSD IC's INT output to the Pre Amp.)								
	RINT	Raster color intensity								
	(Bit 5)									

Table 11. Register Description (Continued)



Registers	Bits	Description
Row Attribute	RB, RG, RR	Raster color is determined by these bits
Registers (Row00 — 14, Column30)	(Bit 8 — 6)	The raster color is chosen from out of 16 colors using these 3 bits and the row attribute register's 'RINT' bit. If 'BOXE' Bit is not '1', the setting of these three bits have no meaning. Refer to 'BOXE' bit shown below.
	SHA	Character shadowing
		Character shadowing feature is carried out if you set this bit to '1'.
	BORD	Character bordering
		Character bordering feature is carried out if you set this bit to '1'.
	BOXE	BOX enable
	(Bit B)	If you set this bit to '1', it uses the character & attribute register's 'BINV', 'BOX1', and 'BOX0' bits to carry out box drawing, and if you set it to '0', the character & attribute register's bits F~D (BINV, BOX1, BOX0) act as each raster color's B, G, and R. This has higher priority than selection by setting RB, RG, and RR bits. In other words, if the BOXE bit is set to '0', the character & attribute register's BINV, BOX1, and BOX0 each do the function of RB, RG, and RR to decide the raster color, and the original row attribute register's RB, RG, and RR don't do anything.
	CBli	Color blink enable
	(Bit C)	If this bit is '1', the color blinking effect is applied. Color blinking is instead of normal blinking, 8 colors appear in order in the font's character part. Its time and duty is controlled by 'BliT', 'Bli1', and 'Bli0', like in character blinking.
	INTE	Intensity enable
	(Bit D)	Refer to the table on the combination of BLINK/FINT, INTE, RINT, and CINT bits in the explanation of the character & attribute register's BLINK/FINT bit.
	BREN	Back raster enable
	(Bit E)	If the BREN bit is '1' and the raster color is black, the raster is transparent. That is, the video back raster is shown. If not, the OSD raster covers the video's back raster. Refer to other color effect.
	Bit F	Reserved

Table 11. Register Description (Continued)



Registers	Bits			Description							
Frame Control	BliT	Blink time	control								
Registers — 0	(Bit 0)	If this bit i	s '1', blink	time is 0.5sec, and if not, 1	sec.						
(Row 15,	Bli1, Bli0	Blinking d	luty contro	bl							
Column 00)	(Bit 2 — 1)	Blinking d decided b	luty is the by the com	here is a time when it is visil ratio of the invisible time to ibination of these two bits. In the font is shown on screen	the visible time, and is n other words, blinking duty						
		Bli1	Bli0	Blinking Duty							
		0	0	Blink Off							
		0	1	Duty 25%							
		1	0	Duty 50%							
		1	1	Duty 75%							
	ScrT	Scroll time	e control								
	(Bit 3)	If this bit is '1', scroll time is 0.5sec, and if not, 1sec.									
	Scrl	Scroll enable									
	(Bit 4)	Scrolling effect is controlled by this bit. If this bit is 1, scrolling effect is enabled. You must remember that scrolling can be turned on/off only when OSD is enabled/disabled.									
	EN	OSD enable									
	(Bit 5)	OSD is enabled when this bit is '1'. In other words, if this bit isn't '1'OSD is not output inspite of writing control data. We recommend that you enable the OSD after setting the control registers (such as the character & attribute register) because of video and OSD output timing.									
	Erase	RAM eras	sing								
	(Bit 6)	If this bit is '1', the RAM data (character & attribute registers and row attribute registers) is erased. The time spent in carrying out this opera called erasing time, which can be calculated as follows.									
		-		M clock $ imes$ 480 (RAM cell no	.)						
			ock = 12 d								
			•	frequency)							
		Dot freq	uency = H	lorizontal frequency $ imes$ resolu	ition (mode)						
		Therefore	, the max	imum erasing time value is:							
		(Erasing	Time) <sub>MAX</sub>	$_{\rm X} = (12 \times 480) / (15k \times 320)$	= 1.2ms						

Table 11. Register Description (Continued)



HPOL	
	Polarity of horizontal fly back signal
(Bit B)	If this bit is '1', HFLB's polarity is positive, and if '0', it is negative. In other words, this bit is set to '1' if active high, and '0' if active low.
VPOL	Polarity of vertical fly back signal
(Bit C)	If this bit is '1', VFLB's polarity is positive, and if '0', it is negative. In other words, this bit is set to '1' if active high, and '0' if active low.
FdeT	Fade-in and fade-out time control
(Bit D)	If this bit is '1', fade-in/fade-out time is 0.5sec. If not, it is 1sec.
Fde (Bit E)	Fade-in and fade-out enable This feature is enabled when this bit is '1'. The effect where the display goes from the center to the outside, or from the outside to the center in units of font, is called fade-in/fade-out. Refer to fade-in/fade-out. You must remember that fade-in/fade-out, like scrolling on/off, only occurs when OSD
Bit F	enabled/disabled. Reserved.
	VPOL (Bit C) FdeT (Bit D) Fde

Table 11. Register Description (Continued)

The purpose of bits 'HPOL', and 'VPOL' is to provide flexibility when using the S1D2502B01 IC. No matter which polarity you choose for the input signal, the IC will handle them identically, so you can select active high or active low according to your convenience.



Registers	Bits			Description								
Frame Control	CH5 — CH0	Character height control										
Registers — 1 (Row 15, Column 01)	(bit 5 — 0)	absolute s to output ( the value is decided	size of the OSD of a u in the rang I (standard eated. For	of VZ[1:0] (vertical character h character, the purpose of CH uniform size even if the resolut ge of CH = $18 - CH = 63$ , ea d height CH = $18$ is the refere more information on repeating	[5:0] (Character Height) is ion changes. If you adjust ich line's repeating number nce value), by which the							
	FBLK	Selection	of the FBI	K output pin's configuration								
	(bit 6)	while the raster are high only	Unlike pin description's FBLK, if this bit is '0', the FBLK pin output is high while the character and raster are being displayed and the character and raster are output as they are. If this bit is '1', the FBLK pin output becomes high only when character is being displayed, so only the character is output. Refer to 'Figure 11. Character/raster signal part.									
	dot1, dot0	Resolution	n control (	dots/line)								
	(bit 9, 8)	Dot1	Dot1 Dot0 No. of Dots									
		0										
		0	1	480 dots/line								
		1	0	640 dots/line								
		1	1	800 dots/line								
				e number of dots per horizon e two bits.	tal line is decided by a							
	HF2— HF0	Horizonta	l frequenc	у								
	(bit C — A)	<ul> <li>A) PLL's horizontal frequency is decided by the combination of these 3 This is related to the selection of DOT[1:0], so you can't numerically express the frequency range with only the HF[2:0] selection. For me information, please refer to HF Bits Selection.</li> </ul>										
	FPLL	Full range	PLL									
	(bit D) If this bit is '1', the OSD_PLL block's VCO operates at full range (4 96MHz). If it is 0', it operates within the region decided by the HF to explained above. if you cant optimize OSD screen decided by the I the high region, you may set the FPLL bit to 1?											



Registers	Bits	Description									
Frame Control Registers — 1 (Row 15, Column 01)	CP1, CP0	This is the	Charge pump output current control This is the PLL block's internal phase detector output status, converted into current. Refer to PLL control.								
		CP1	CP0	Charge Pump Current							
		0	0	0.50 mA							
		0	1	0.75 mA							
			1	0	1.00 mA						
		1	1	1.25 mA							
		The outpu	ıt is decide	ed by the combination of thes	e two bits.						

**Tabel 4. Register Description (Continued)** 

FBLK bit setting is explained at the figure below.




Figure 11. Character/Raster Signal Part



Registers	Bits	Description
Frame Control	VP7 — VP0	Vertical start position control ( = $VP[7:0] \times 4$ )
Registers — 2		Signifies top margin height from the V-Sync reference edge.
(Row 15,	HP7 — HP0	Horizontal start position control ( = $HP[7:0] \times 6$ )
Column 02)		Signifies delay of the horizontal display from the H-Sync reference edge to the character's 1st pixel location.
V-AMP Control Registers — 0	VC7 — VC0 (bit7 — 0)	The contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers.
(Row 15, Column 03)		The contrast adjustment allows to cover a typical range of 38dB.
V-AMP Control Registers — 1 (Row 15, Column 04)	BRT7 — BRT0 (bit7 — 0)	The brightness adjustment controls to add the same black level (pedestal) to the 3-channel R/G/B signals after contrast amplifier.
V-AMP Control	RSB7 — RSB0	R channel SUB contrast control.
Registers — 2 (Row 15,	(bit7 — 0)	The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled.
Column 05)		The SUB contrast adjustment allows you to cover a typical tange of 12dB.
V-AMP Control	GSB7 — GSB0	G channel SUB contrast control.
Registers - 3 (Row 15,	(bit7 — 0)	The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled.
Column 06)		The SUB contrast adjustment allows you to cover a typical tange of 12dB.
V-AMP Control	BSB7 — BSB0	B channel SUB contrast control.
Registers - 4 (Row 15,	(bit7 — 0)	The SUB contrast adjustment is used to adjust the white balance, and the gain of each channel is controlled.
Column 07)		The SUB contrast adjustment allows you to cover a typical tange of 12dB.
V-AMP Control Registers - 5	OSD7 — OSD0 (bit7 — 0)	The OSD contrast adjustment is made by controlling simultaneously the gain of three internal variable gain amplifiers.
(Row 15, Column 08)	(2.1. 0)	The OSD contrast adjustment allows to cover a typical range of 38dB.
V-AMP Control		R channel cut-off control.
Registers - 6	(bit7 - 0)	The cut-off adjustment is used to adjust the raster white balance.
(Row 15,	(6117 0)	
Column 09)		
V-AMP Control	GWB7 — GWB0	G channel cut-off control.
Registers - 7	(bit7 — 0)	The cut-off adjustment is used to adjust the raster white balance.
(Row 15,	. ,	
Column 10)		

**Tabel 4. Register Description (Continued)** 



Registers	Bits				Des	cription	)					
V-AMP Control	BWB7 — BWB0	B channel cut-off control.										
Registers - 8	(bit7 — 0)	B channel cut-off control. The cut-off adjustment B used to adjust the raster white balance.										
(Row 15,		The out on adjustment D used to adjust the raster white balance.										
Column 11)												
V-AMP Control	CUT7 — CUT0		The cut-off brightness adjustment is made by simultaneously controlling the external cut-off current.									
Registers - 9	(bit7 — 0)	the exter	nal cut-o	off currer	nt.							
(Row 15, Column 12)												
V-AMP Control	HT	Video 9		ftono o								
Registers - 10	(bit 0)	Video & If you se				function	n is on					
(Row 15,	(bit 0)	Then you										
Column 13)	HS3 — HS1							half tone.				
	(bit3 — 1)	To carry						nan tone.				
		1100		1104		OSD		Raster	DOD			
		HS3	HS2	HS1	G	R	В	Color 1	POR			
		0	0	0	0	0	0	Black	0			
		0	0	1	0	0	1	Blue				
		0 1 0 0 1 0 Red										
		0	1	1	0	1	1	Magenta				
		1	0	0	1	0	0	Green				
		1	0	1	1	0	1	Cyan				
		1	1	0	1	1	0	Yellow				
		1	1	1	1	1	1	White				
						tor color	2 to ho	half tana				
	HS6 — HS4 (bit6 — 4)	To carry						half tone.				
	(0.10 1)							_				
		HS6	HS5	HS4	G	OSD R	В	Raster Color 2	POR			
		0	0	0	0	0	0	Black	0			
		0	0	1	0	0	1	Blue				
		0	1	0	0	1	0	Red				
		0	1	1	0	1	1	Magenta				
	1 0 0 1 0 0 Green											
		1	0	1	1	0	1	Cyan				
		1	1	0	1	1	0	Yellow				
		1	1	1	1	1	1	White				
	SB (bit 7)	Soft blanking enable If you set this bit 1, the R/G/B outputs go to GND.										
	(bit 7)	n you se		i, ule K/	G/D OUT	Juis go t	U GIND.					

Tabel 4. Register Description (Continued)



Registers	Bits	Description										
V-AMP Control	CS2 — CS1	Cut-off o	ffset cu	rrent cont	trol							
Registers - 11 (Row 15,	(bit1 — bit0)	CS2	CS1	(	Cut-off C	Offset C	urrent	POR	]			
Column 14)		0	0			0		0	-			
,		0 1				50μΑ			-			
		1 0				100µA						
		1	1			150μΑ						
		•		•					•			
	BPW2 — BPW1	Generate	ed clam	p pulse w	idth con	trol						
	(bit4 — bit3)	BPW	12	BPW1	W	idth	POR	!				
		0		0	0.3	33µs						
		0		1	0.6	66µs						
		1		0	1.(	00μs	0					
		1		1	1.3	33µs						
		To carry out this function, set the CLPS bit to " 0 "										
	BLKP		Polarity of horizontral fly back signal									
	(bit 5)	-		-	-		and if 1, i	t is positive.				
	CLPP	Polarity of	of clamp	pulse si	gnal	-		•				
	(bit 6)	If this bit is 0, CLP's polarity is positive, and if 1, it is negative.										
		This bit has meaning only if the CLPS bit is set to 1?						1'				
	CLPS	Clamp pulse generation enable If this bit is 0, clamp signal is made using the HFLB sign										
	(bit 7)			imp signa ly the cla		-	the HFLE	3 signal, so th	iere is			
				t supply e			gnal.					
V-AMP Control	HS9 — HS7	, HS9 —	HS7 bi	ts select (	OSD ras	ter color	3 to be l	half tone.				
Registers - 12	(bit2 — bit 0)	To carry	out half	tone fun	ction, se	t the HT	bit to " 1	".				
(Row 15,						OSD		Raster				
Column 15)		HS9	HS8	HS7	G	R	В	Color 3	POR			
		0	0	0	0	0	0	Black	0			
		0	0	1	0	0	1	Blue				
		0	1	0	0	1	0	Red				
		0	1	1	0	1	1	Magenta				
		1	0	0	1	0	0	Green				
		1	0	1	1	0	1	Cyan				
		1	1	0	1	1	0	Yellow				
		1	1	1	1	1	1	White				

Tabel 4. Register Description (Continued)



### VIDEO AMP PART ADDRESS MAP

Register sub address (use limited to 1byte out of 2bytes)

Table 12	. Video	AMP	Part	Address	Мар
----------	---------	-----	------	---------	-----

SUB Address				Fune	ction				POR Value			
[Hex]	D7	D6	D5	D4	D3	D2	D1	D0	[Hex]			
0F03		80H										
0F04				Brightne	ss control				80H			
0F05			SL	JB contras	st control	(R)			80H			
0F06			SL	JB contras	st control (	(G)			80H			
0F07			SL	JB contra	st control	(B)			80H			
0F08			(	OSD conti	rast contro	bl			80H			
0F09				Cut-off c	ontrol (R)				80H			
0F0A				Cut-off c	ontrol (G)				80H			
0F0B				Cut-off c	ontrol (B)				80H			
0F0C		Cut-off brightness control										
0F0D	SB	SB HS6 HS5 HS4 HS3 HS2 HS1 HT										
0F0E	CLPS CLPP BLKP BPW2 BPW1 - CS2 CS1								10H			
0F0F	-	-	-	-	TST	HS9	HS8	HS7	00H			

In normal status, you must set TST bit to 0'.



Hex	B7	B6	B5	B4	B3	B2	B1	B0	Contrast (Vpp)	Gain (dB)	int. Value (Hex)
00	0	0	0	0	0	0	0	0	0	-	
80	1	0	0	0	0	0	0	0	2.85	-	0
FF	1	1	1	1	1	1	1	1	5.2	-	
			Inc	rement	/bit		0.0223				

#### Contrast Register (SUB ADRS: 03H) (Vin = 0.7Vpp, bright: 80H, subcont: FFH)

### Brightness Register (3-ch) (SUB ADRS: 04H) (cont: 80H, subcont: 80H)

Hex	B7	B6	B5	B4	B3	B2	B1	B0	Brightness (Vpp)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0	0.2	
80	1	0	0	0	0	0	0	0	1.5	0
FF	1	1	1	1	1	1	1	1	2.7	
	•		Inc	rement	/bit		0.01055			

### SUB Contrast Register (R/G/B-ch) (SUB ADRS: 05/06/07H)

(Vin = 0.7Vpp, bright: 40H, cont: FFH)

Hex	B7	B6	B5	B4	B3	B2	B1	B0	SUB Contrast (Vpp)	Gain (dB)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0		-	
80	1	0	0	0	0	0	0	0		-	0
FF	1	1	1	1	1	1	1	1		-	
			Inc	rement	/bit						

### OSD Contrast Register (SUB ADRS: 08H) (VOSD = TTL, bright: 80H, subcont: 80H)

Hex	B7	B6	B5	B4	B3	B2	B1	B0	OSD Contrast (Vpp)	Gain (dB)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0	0	-	
80	1	0	0	0	0	0	0	0	3.2	-	0
FF	1	1	1	1	1	1	1	1	6.4	-	
			Inc	rement	/bit		0.025				



Hex	B7	B6	B5	B4	B3	B2	B1	B0	Cut-Off Brightness (µA)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0	0	
80	1	0	0	0	0	0	0	0	100	0
FF	1	1	1	1	1	1	1	1	200	
Increment/bit									0.781	

## Cut-Off Brightness Register (3-ch) (SUB ADRS: 0CH)

### Cut-Off Register (R/G/B-ch) (SUB ADRS: 09/0A/0BH)

(cont = 80H, subcont: 80H)

Hex	B7	B6	B5	B4	B3	B2	B1	B0	Cut-Off EXT (µA)	Int. Value (Hex)
00	0	0	0	0	0	0	0	0	0	
80	1	0	0	0	0	0	0	0	300	0
FF	1	1	1	1	1	1	1	1	600	
			Inc	rement	/bit		2.344			



### ADDRESSING

#### • Display RAM Structure




Figure 12. Display RAM Structure & Monitor Display Position

Whereas Figure 9. Memory Map of Display Registers'showed a logical configuration, the Figure above shows a 1KByte SRAM ( $512 \times 16$  bit)'s practical and physical configuration. For facilitating internal calculations, addressing is done using exponents of 2, and the rows to the right of the 'Row Attribute Registers', excepting only IFF(255), are 'Virtual Registers' that are not used.

If you set 'Frame Control Register 0's 'Erase' bit to '1', 480 areas are erased (excepting only the 16th line) in the Figure above, and the 'Erasing Time' is measured with 480 areas as the standard.



## ROM Fonts

S1D2502B01 provides 448 Rom fonts for displaying OSD Icons, which allows the use of multi-language OSD Icons. Font \$000 is reserved for blank data.




Figure 13. Composition of the ROM Fonts



## COLORING

If you have an Intensity feature, the number of possible colors you can express becomes doubled. In other words, the number of colors you can represent with three colors blue, green, and red is 8 ( $= 2^3$ ), but with the intensity feature, it is 16 ( $= 2^4$ ).

## Character Color

Character color is assinged for each font, and the 4 components for expressing a color are listed below.

Blue	Character & attribute register's B bit[C]
Green	Character & attribute register's G bit[B]
Red	Character & attribute register's R bit[A]
Intensity	Character & attribute register's BLINK/FINT bit[9] Row attribute register's INTE bit[D] Row attribute register's CINT bit[4] If all 3 bits are set to '1', the character intensity feature is enabled.

#### Raster Color

Blue	Row attribute register's RB bit[8] if the row attribute register's 'BOXE' bit is '1', and character & attribute register's 'BINV' bit[F] if BOXE' bit is '0'.
Green	Row attribute register's RG bit[7] if row attribute register's 'BOXE' Bit is '1', and character & attribute register's 'BOX1' bit[E] if 'BOXE' bit is '0'.
Red	Row attribute register's RR bit[6] if row attribute register's 'BOXE' bit is '1', and character & attribute register's 'BOX0' bit[D] if 'BOXE' bit is '0'.
Intensity	Character & attribute register's BLINK/FINT bit[9] Row attribute register's INTE bit[D] Row attribute register's RINT bit[5] If all 3 bits are set to '1', the raster intensity feature is enabled.

According to the 'BOXE' bit setting, raster color can be assigned in units of font or row. There is a trade-off in either case. If 'BOXE' Bit is set to '1', the box drawing feature can be carried out in units of font, but the raster color can only be assigned in units of row. On the other hand, if 'BOXE' bit is set to '0', the box drawing feature can't be carried out, but you can assign raster color in units of font.

## Notes for When Making S1D2502B01 Fonts

Address 000h is appointed as blank data. RAM's initial values are all 0, and all bits are written as 0 when you erase the RAM, so blank data means the initial value. In other words, blank data means 'do nothing'. You don't need to write any data for the space font, except for 000h. It just needs to be an undotted area.



## • Other Color Effet

The row attribute register's 'BREN' bit's function is shown in the Figure below. If you set the 'BREN' bit of the row with the letter A as '0' after selecting A and B's raster color as black, the raster color black will be displayed. But if you set the 'BREN' bit of the row with the letter B as '1', the raster color black becomes invisible, so the back raster color (gray) is displayed as if it is the raster color.




Figure 14. Color Effect by BREN Bit

Color blinking is using a selective control bit in blink mode to replace normal blinking with 8 different colors appearing in order on the font's character. Color blinking only replaces normal blinking, and blink time and blink duty are still applied at the same time. Therefore, if the blink duty is not set to off, only 3 ~ 4 colors may appear according to the blink duty, instead of all 8.

## SIZING/POSITIONING

## Character Size

Row attribute register's HZ bit[3:2] and VZ bit[1:0] control the character's vertical and horizontal size by factors of 1/2/3/4 in units of row. VZ is correctly expressed without regard to size since the next line is just pushed down in order, but HZ decides the column that the font occupies according to the size. For example, if HZ [1:0] = 0, 1, the font doubles in the horizontal direction, and one font takes up 2 columns. Therefore, the column address must move in the same amount as the HZ for the next font to be expressed correctly. in other words, if the horizontal size is doubled and takes up 2 columns, the next font must be put 2 columns back.




Figure 15. Character Size by VZ, HZ Bits



## Character Height

Whereas the purpose of VZ[1:0] (Vertical Character Height) is to adjust the character's absolute size, the purpose of CH[5:0] (Character Height) is to output a uniformly sized OSD even if the resolution changes. To express a Character Height of CH =  $18 \sim CH = 63$  after receiving CH[5:0]'s input from the frame control register-1, decide on each line's repeating number (Standard Height CH = 18) and repeat the lines.

The following Figure shows two examples of a height-controlled character. height control is carried out by repeating some of the lines.




Figure 16. Character Height



Repeating line-number can be found by the following formula.

[# of the repeating lines =  $2 + N \times M$ ], where N = 1, 2, 3, ... and M = round{14 , (CH[5:0]-18)}.

1. If CH[5:0] is greater than 32 and less than or equal to 46 (32 < CH[5:0] ≤ 46), all lines are repeated once or twice. The lines that are repeated twice are chosen by the following formula.

[# of the repeating lines = 2 + N  $\times$  M], where N = 1, 2, 3, ... and M = round {14  $\leq$  (CH[5:0]-32)}.

2. If CH[5:0] is greater than 46 and less than or equal to 60 (46 < CH[5:0] ≤ 60), all lines are repeated two or three times. The lines that are repeated three times are chosen by the following formula.

[# of the repeating lines =  $2 + N \times M$ ], where N = 1, 2, 3, ... and M = round {14 ≤ (CH[5:0]-46)}.

3. If CH[5:0] is greater than 60 and less than or equal to 64 (60 < CH[5:0] ≤ 64), all Lines are repeated three or four times. The lines that are repeated four times are chosen by the following formula.

[# of the repeating lines = 2 + N x M], where N = 1, 2, 3, ... and M = round {14  $\leq$  (CH[5:0]-60)}.

CH's reference value is 18, and even if you input 0, it operates in the same way as when CH = 18. The repeating line-number is limited to 16. If the M value is less than or equal to 1, all lines of the standard font are repeated more than once.

Character Height	Repeating Line
CH = 18	-
CH = 19	9
CH = 20, 21	6, 13
CH = 22	5, 11, 17
CH = 23	4, 9, 14, 19
CH = 24	3, 7, 11, 15, 19, 21
CH = 25, 26, 27	3, 7, 11, 13, 15, 19, 22
CH = 28	3, 6, 9, 12, 14, 18, 20, 23, 25
CH = 29	3, 6, 9, 11, 13, 15, 18, 21, 23, 25, 26
CH = 30	3, 6, 8, 10, 12, 14, 16, 18, 20, 22, 25, 27
CH = 31	2, 5, 7, 9, 11, 13, 15, 17, 21, 23, 25, 27, 28
CH = 32, 33, 34, 35	2, 5, 7, 9, 11, 13, 15, 18, 21, 23, 25, 27, 28, 29
CH = 36	-
CH = 37	18

## Table 13. Repeating Line as Controlling by CH bits



Character Height	Repeating Line (Continued)
CH = 38, 39	12, 25
CH = 40	10, 20, 30
CH = 41	8, 16, 24, 32
CH = 42	6, 12, 18, 24, 30, 36
CH = 43, 44, 45	6, 12, 18, 24, 30, 36, 41
CH = 46	4, 8, 12, 17, 21, 25, 29, 33, 37, 41
CH = 47	4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44
CH = 48	4, 8, 12, 16, 20, 23, 26, 29, 33, 37, 41, 45
CH = 49	4, 8, 12, 16, 19, 22, 25, 28, 31, 35, 39, 43, 47
CH = 50, 51, 52, 53	4, 8, 12, 15, 18, 21, 24, 27, 30, 33, 36, 40, 44, 48
CH = 54	-
CH = 55	27
CH = 56, 57	18, 36
CH = 58	14, 28, 42
CH = 59	12, 23, 34, 45
CH = 60	9, 18, 26, 34, 43, 52
CH = 61, 62, 63	8, 16, 23, 30, 37, 44, 51

Table 13. Repeating Line as Controlling by CH bits



## Positioning

The frame control register-2's HP Bit [F:8] signifies delay of the horizontal display from the H-Sync reference edge to the character's 1st pixel location, and is controlled by multiplying HP [F:8]'s range value by 6. Also, VP bit[7:0] signifies the top margin height from the V-Sync reference edge, and is controlled by multiplying 4 to the VP [7:0]'s range value. Refer to the Figure shown below.




Figure 17. Frame Composition with the OSD Characters



## VISUAL EFFECTS


#### • Box Drawing

Set the row attribute register's boxe bit to '1' and enable the box feature. Then set the character & attribute register's BOX bit to select one of 4 modes. Or, use the character & attribute register's BINV bit to inverse the white and black areas of the box mode selected by the BOX bit.

BOXO BOX1	0	1
0	BOX OFF	A
1	A	A

Figure 18. Box Drawing

The principle behind the boxing feature is shown below.



Out of the 12 horizontal dots and 18 vertical lines that make 1 character, make the first and 12th horizontal dots to HDOT0/HDOT11, and the first and 18th vertical lines to DOTLINE-0H/DOTLINE-17H in order to carry out box drawing for 1 dot outside the character.



## Bordering/Shadowing

The character border and shadow can only be black. Character border is the effect where you make 1 pixel around the character, and character shadow is making 1 pixel to the right and below the character.




Figure 19. Character Bordering/Shdowing

## Scrolling

Scrolling is slowly displaying or erasing a character from the top line to the bottom. This effect makes it look as if 1 character line is scrolling up or down.




Figure 20. Scrolling



#### Fade-In/Fade-Out

Fade-in/fade-out is displaying from the center to the outside in units of font when OSD display is on/off. Each font's display is turned on/of without regard to size, in units of  $(12 \times 18)$  dot.

Also, to control the fade in/out time, the V\_PULSE's 1/4, 1/8 clocks are used for counting. In other words, as control data, it takes 0.5sec if the frame control register - 0's 'FdeT' bit is 1, and 1sec if 0. If it is difficult to visualize the fade-in / fade-out feature with the explanation and diagrams in this document, write the control data to the OSD IC and verify the IC's operations. Like the scrolling feature, fade in/out can only be verified when OSD is enabled/disabled.




Figure 21. Fade-In/Fade-Out



# PLL CONTROL

## Introduction

PLL (Phase Lock Loop) is feedback controlled circuit that maintains a constant phase difference between a reference signal and an oscillator output signal.

Generally, PLL is composed as follow Figure.




Figure 22. Block Diagram of General PLL

- PFD (Phase Frequency Detector)

PFD compares the phase of the VCO output frequency, with the phase of a reference signal frequency output pulse is generated in proportion to that phase difference.

- LF (Loop Filter)

LF smooths the output pulse of the phase detector and the resulting DC component is the VCO input.

- VCO (Voltage Controlled Oscillator)

VCO is controlled by loop filter output. The output of the VCO is fed back to the phase frequency detector input for comparison which in turn controls the VCO oscillating frequency to minimize the phase difference.

- FD (Frequency Divider)

FD divides too much different frequency that is oscillated from the VCO to compare it with reference signal frequency.



## PLL of the S1D2502B01

PLL is composed of the phase detector, charge pump, VCO, and N-divider as 4 sub-blocks.





Figure 23. Block Diagram of the PLL Built in S1D2502B01

The following is the description of the input/output signals.

## - HFLB (Input)

Horizontal flyback signal is refrence signal of the PLL built in S1D2502B01.

The HFLB signal's frequency range is 15 ~ 90kHz, so the PLL block must be a wide range PLL that can cover HFLB's entire frequency range.



- VCO (Input)

Error signal that passes through an external loop filter is input into VCO. Operation voltage range is 1-4V. You can raise immunity towards external noise by lowering VCO sensitivity. You can do this by making it have the maximum operation voltage range possible in the 5V power voltage.



- DOT0, 1 (Input)

Mode control signal that controls the number of dots per line in the frame control register. There are 4 modes: 320, 480, 640, and 800 dots/line.

According to your choice of mode, the OSD\_PLL block's N-Divider is controlled by one of ÷320, ÷480, ÷640, or ÷800 Divider.

- HF0, 1, 2 (Input)

The horizontal Sync frequency information is received from the micro controller through the frame control registers-1's bit C-A.


- CP0, 1 (Input)

Charge Pump's output sourcing (or sinking) current control pin. This control data is received through frame control registers-1's bits E-D.

- VCO\_OUT (Output)

VCO output that becomes a system clock. It is the OSD R, G, B output signal's dot frequency, and the standard signal for OSD's various timings.

Also, it is input into the N-Divider and makes a PLL loop



## - CP\_OUT (Output)

Charge Pump circuit's output. input into external loop filter. It becomes one of 3 states according to the standard signal input into the phase detector (HFLB) and the divider output (Div\_Out).

- HFLB Div\_Out is lead: Current sink
- HFLB Lag: Current source
- HFLB In-Phase: High impedence



## TUNNING FACTORS OF THE S1D2502B01 PLL

#### PLL External Circuit

You may follow the recommendations for PCB art work and input/output signal characteristic improvement in recommendation.

The external circuit that has the most influence on S1D2502B01 PLL block operation is pin 3 (VCO\_IN) and pin 4 (CP\_OUT)'s surrounding circuit. Refer to OSD PLL block.




Figure 24. PLL External Circuit

Because the PLL circuit is basically a feedback circuit, there are many components that influence the characteristics. C1, R1, R2, and R3 do not have a localized effect.

As you can see, they are connected to the PLL control bits and influence the characteristics through their complicated relationships. The main functions of the time canstant and their reference values are as follows.

Time Canstant	Recommended Value	Main Function
C1	562 (or 103, 223)	Influences the damping ratio and controls the PLL response time
R1	5.6ΚΩ(7.5ΚΩ)	Same as C1
R2	27KΩ (or 33KΩ)	Charge pump current adjustment
R3 (Option)	30MΩ (or 20MΩ)	Extend frequency range

 Table 14. Main Function of Time Constant in PLL External Circuit



## PLL Control Bit

After configuring an external circuit using the recommended values, carry out programming using the recommended values for frequency range and control bits given in the Table below.

Register Set	PLL Control Bit								
Freq. Range	CP1	CP0	FPLL	HF2	HF1	HF0	DOT1	DOT0	Hex
Below 40kHz	0	0	0	0	1	0	1	1	0B
40 - 50kHz	1	0	0	1	0	0	1	1	93
50 - 70kHz	1	0	0	1	0	1	1	1	97
Above 70kHz	1	0	0	1	1	1	1	1	9F

(Ref: 800 × 600, C1: 562, R1: 5.6K, R2: 27K, R3: 30M)

## Locking Range

As you can see the figure below, it is 2.35V that measured voltage at pin-3 to optimize OSD quality. The proper voltage range is 1.5 ~ 3.25V.




Figure 25. Locking Range



#### HF Bits Selection

HF bits is not selecting from out of 8  $(2^3)$  steps uniformly, but selecting the step shown in figure below. In example, at 800 mode, there are 5 steps that the frequency range is controlled by HF bits.

DIV	DOT1	DOT0	HF2	HF1	HF0
320	0	0			
480	0	1			
640	1	0			
800	1	1			

Table 16. HF Bits Selection

After fixing time constants of the external circuit and PLL control bits except HF bits, if HF bits are stepped up, the voltage measured at pin-3 drops. On the contrary, if HF bits are stepped down, the voltage rises.

The voltage measured at pin-3 don't change by changing CP bits.

#### External Register at pin-4

The external register at pin-4 is the factor that changes greatly at PLL tunning. The initial value of this external register value is decided as follows.

At first, the external register is replaced variable-register (about 50K $\Omega$  range).

and then, set the lowest PLL control bits at the lowest frequency allowed by set. and then, change variable-register to be 2.35V that optimum voltage is locking. and then, measure register value at this time.

also, set the highest PLL control bits at the highest frequency allowed by set.

and then, change variable-register to be 2.35V that optimum voltage is locking. and then, measure register value at this time.

You may decide the average of these two registers' value to initial value.



The table below shows that other factors change as changing external register's value.

Fixing Factor	Variable Factor	Change	Voltage	Current	Lock Range
Time constants of the external circuit	Rext	<b>↑</b>	<b>↑</b>	$\downarrow$	$\downarrow$ (shift)
and PLL control bits except		$\downarrow$	$\downarrow$	$\uparrow$	↑ (shift)



## RECOMMENDATION

## **5V Power Routing**

S1D2502B01's OSD part power is composed of analog VDD and digital VDD. To eliminate clock noise influence in the digital block, you need to separate the analog VDDA and digital VDD.

(BD102 use: Refer to Application Circuit )

## 12V Power Routing

Because S1D2502B01 is a wideband AMP of above 150MHz, 12V power significantly affects the video characteristics. The effects from the inductance and capacitance are different for each board, and , therefore, some tuning is required to obtain the optimum performance. The output power, VCC2, must be separated from VCC1 and VCC3 using a coil, which is parallel-connected to the damping resistor. The appropriate coil value is between 20uH - 200uH. Parallel-connected a variable resistor to the coil and control its resistance to obtain the optimum video waveform.

(Moreover, BD103 can tune using a coil and variable resistor to obtain the optimum video waveform. L103, R124, BD103: Refer to application circuit)

## VCC1, VCC3 12V Power

Use a 104 capacitor and large capacitor greater than 470uH for the power filter capacitor.

#### 12V Output Stage Power VCC2

Do not use the power filter capacitor.

#### **5V Digital Power VDD**

Don't use a coil or magnetic core to the VDD input. Make the power filter capacitor, an electric capacitor of greater than 50uF, single and connect it to VSS, the digital GND.

#### Output Stage GND2

Care must be taken during routing because it ,as an AMP output stage GND, is an important factor of video oscillation. R/G/B clamp cap and R/G/B load resistor must be placed as close as possible to the GND2 pin. GND2 must be arranged so that it has the minimum GND loop, which at one point must be connected to the main GND.

#### **Digital GND VSS**

When this is to be connected directly to the GND2, it can cause the OSD clock noise, so the loop connection should be routed as far away as possible. If the OSD clock noise affects the screen, separate VSS GND from all GND and connect it to the main board using a bead. Again, the bead connection point should be placed as far away as possible to the GND2.

## Analog Block

The PLL built in to S1D2502B01 is sensitive to noise due to the wide range PLL characteristics. Therefore, you need to isolate the analog block in the following manner. First make a separate land for the analog block (pin2 - pin6)'s ground, and connect it to the main ground through a  $1M\Omega$  resistor. The analog GND of both sides of a double faced PCB must be separated from the main ground. (Separate pin 2's 5V analog GND, which is the GND for OSD PLL, from the main and digital GNDs and connect it to the main GND using about  $1M\Omega$  resistor. GND for pins 2 - 6 is the No. 2 VSSA GND.)



## I<sup>2</sup>C Control Line (SCL, SDA Line)

 $I^2C$  communication noise (noise generated in the OSD display pattern when data is transmitted in the  $I^2C$  line) may be generated because of an  $I^2C$  control line that passes near the analog block. The  $I^2C$  control lines near S1D2502B01 must be separated from the analog block as much as possible.

Furthermore, the I<sup>2</sup>C bus interference can be prevented by inserting a series resistor in the line.

## **Horizontal Flyback Signal**

Display jittering can be generated if the horizontal signal (HFLB) input to S1D2502B01 is not a clean signal.

We recommend a short path and shielded cable for obtaining a clean signal.

Generally, the input horizontal signal (HFLB) is generated by using a high voltage horizontal flyback signal. The effect from the high voltage flyback signal can be reduced by separating the R115 and R117 GND, which determines the flyback signal slice level, from the transistor GND, which generates the actual S1D2502B01 input horizontal signal. Furthermore, the flyback signal sharpness must be maintained by minimizing the values of R115, R116 and R117 resistors, which set the horizontal signal slice level. values.

(R115, R116, R117: Refer to application circuit )

## **HFLB Input Signal Generator**

You can correct the circuit by reducing the resistors that sets the slice level of the horizontal signal in the HFLBgenerating circuit.



# **APPLICATION BOARD CIRCUIT**




Figure 26. Application Board Circuit



# TYPICAL APPLICATION CIRCUIT




Figure 27. Typical Application Circuit



# S1D2502B01

# **ROM FONTS**




Figure 28. ROM Fonts



