AGP In-line Memory Module

(1Mx32 AIMM based on 1Mx32 SGRAM)

Unbuffered SGRAM Graphics 32-bit Non-ECC/Parity 132-pin AIMM

> Revision 1.0 July 2000



Revision History

Revision 1.0 (July 3, 2000)

- Changed ICC5 of M832G0115AP0-C**
- Applied Intel AIMM SPEC1.0. Refer to "Module dimensions" on page 13.

Revision 0.0 (May 10, 2000) - Target Spec

• First edition



M832G0115AP0 SGRAM AGP In-Line Memory Module

1Mx32 SGRAM AIMM based on 1Mx32, 2K Refresh, 3.3V Synchronous Graphic RAMs

GENERAL DESCRIPTION

The Samsung M832G0115AP is a 1M bit x 32 Synchronous Graphic RAM based AGP in-line memory module. The Samsung M832G0115AP consists of one 1M x 32 bit Synchronous Graphic RAMs in 100pin QFP packages mounted on a 132pin glass-epoxy substrate. The M832G0115AP is a AGP In-line Memory Module and is intended for mounting into 132-pin edge connector sockets(AGP socket).

Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies and burst lengths allows the same device to be useful for a variety of high bandwidth, high performance memory system applications.

FEATURE

 Performance range 	
Part NO.	Frequency (tcc min)

M832G0115AP0-C7C	133MHz (7.5ns) @CL=2, tRCD/tRP=2CLK					
M832G0115AP0-C70	133MHz (7.0ns) @CL=3, tRCD/tRP=3CLK					
* M922C0115AD0 - based on POED Component						

- * M832G0115AP0 : based on PQFP Component
- Burst Mode Operation
- Independent byte operation via DQM0 ~ 3
 Auto & Self Refresh Capability (2048 cycles / 32ms)
- Auto & Self Refresh Capability (2048 cycles /
- LVTTL compatible inputs and outputs
 Single 3.3V±0.3V power supply
- MRS cycle with address key programs. CAS Latency (2, 3)
 - Burst Length (1, 2, 4, 8 & Full page) Data Scramble (Sequential & Interleave)
- Resistor Strapping Options for speed
- PCB : Height 1,400mil, single sided components

PIN CONFIGURATIONS (B Side / A Side)

Pin	В	Pin	Α	Pin	В	Pin	А	Pin	В	Pin	Α
1 2 3 4 5 6 7 8 9 10 11 12 3 4 5 6 7 8 9 10 11 12 3 4 15 16 7 8 9 20 21 22	NC NC NC NC NC NC DQ27 Vcc DQ28 DQ29 DQ30 GND NC DQ31 Vcc DQM2 NC GND DQ23 DQ22 KEYWAY	$\begin{array}{c}1&2&3\\&4&5&6\\&7&8&9\\&111&2&13\\&14&5&16\\&17&8&9\\&21&22\end{array}$	NC TYPEDET NC SND NC NC NC DQM3 NC DQ25 VCC DQ26 NC DQ26 NC GND WE FSEL KEYWAY	$\begin{array}{c} 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 30\\ 31\\ 32\\ 33\\ 34\\ 35\\ 36\\ 37\\ 38\\ 90\\ 41\\ 42\\ 43\\ 44\end{array}$	KEYWAY KEYWAY DQ21 DQ20 Vcc DQ19 DQ18 GND NC DQ17 VbDa DQ16 DQ15 GND DQ14 DQ13 VDDa DQ12 NC GND NC DQ12 NC DQ12 NC SND NC DQ19 DQ16 DQ14 DQ12 NC DQ19 DQ16 DQ16 DQ16 DQ16 DQ16 DQ16 DQ16 DQ16	$\begin{array}{c} 23\\ 24\\ 25\\ 26\\ 27\\ 28\\ 93\\ 31\\ 32\\ 33\\ 45\\ 36\\ 37\\ 38\\ 90\\ 41\\ 42\\ 43\\ 4\end{array}$	KEYWAY KEYWAY CLK0 CLK1* VCC CAS NC GND AC RAS VDDQ A0 A9 GND A10 VDDQ A8/AP* NC GND NC	$\begin{array}{c} 456\\ 447\\ 489\\ 552\\ 555\\ 555\\ 555\\ 556\\ 612\\ 666\\ 666\\ 66\\ 66\\ 66\\ 66\\ 66\\ 66\\ 66\\$	VCC DQ11 VDDQ NC GND NC DQ10 VDDQ DQ8 GND DQ9 DQ8 GND DQ9 DQ8 GND DQ0 VDDQ NC DQ1 GND DQ2 DQ3 VDDQ DQ4 NC	$\begin{array}{c} 456\\ 447\\ 4490\\ 552\\ 5545\\ 5567\\ 890\\ 612\\ 34456\\ 66\\ 66\\ 66\\ 66\\ \end{array}$	VCC AZ CS NDD A6 A1 VD5 A2 DA5 A3 VDC DA5 A3 VDC DA5 C5 D6 DA5 VDC DA5 ND A3 VDC DA5 C5 D6 DA5 C5 D6 DA5 C5 D6 DA5 C5 C5 C5 C5 C5 C5 C5 C5 C5 C5 C5 C5 C5

MODULE PIN NAMES

Pin Name	Function
A0~A10	Address Input (multiplexed)
A11	SDRAM Bank Select (BA)
DQ0 ~ DQ31	Data Inputs / Outputs
CLK0,CLK1*	Clock Input
CS	Chip Select Input
CKE	CLK Enable
RAS	Row Address Storbe
CAS	Colume Address Strobe
WE	Write Enable
DQM	DQ Mask Enable
Vcc	Power Supply
Vddq	Power supply for Data In/Out
GND	Ground(Vss)
NC	No Connection
KEYWAY*	KEYWAY
FSEL*	Memory Frequency Select
TYPEDET*	TYPEDET

These pins are not used in this module and should be NC


SAMSUNG ELECTRONICS CO. Ltd. reserves the right to change products and specifications without notice.




COMPONENT PIN CONFIGURATION DESCRIPTION

PIN	NAME	INPUT FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs.
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQMi
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one clock + tss prior to new command. Disable input buffers for power down in standby.
A0 ~ A10	Address	Row / Column addresses are multiplexed on the same pins. Row address : RA0 ~ RA10, Column address : CA0 ~ CA7
BA	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with \overrightarrow{RAS} low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Write Enable	Enables write operation and Row precharge.
DQMi	Data Input/Output Mask	Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active.(Byte Masking)
DQi	Data Input/Output	Data inputs/outputs are multiplexed on the same pins.
DSF	Define Special Function	Not used. Must Connected to low
VDD/Vss	Power Supply /Ground	Power Supply : +3.3V±0.3V/Ground
Vddq/Vssq	Data Output Power /Ground	Provide isolated Power/Ground to DQs for improved noise immunity.
N.C	No Connection	No connection





FUNCTIONAL BLOCK DIAGRAM





Rev. 1.0 (Jul. 2000)

M832G0115AP0

ABSOLUTE MAXIMUM RATINGS(Voltage referenced to Vss)

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	PD	1	W
Short circuit current	los	50	mA

Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V)

Parameter	Symbol	Min	Тур	Мах	Unit	Note		
Supply voltage	Vdd, Vddq	3.0	3.3	3.6	V	5		
Input high voltage	Viн	2.0	3.0	Vddq+0.3	V	1		
Input low voltage	VIL	-0.3	0	0.8	V	2		
Output high voltage	Vон	2.4	-	-	V	Іон = -2mA		
Output low voltage	Vol	-	-	0.4	V	lo∟ = 2mA		
Input leakage current	ILI	-10	-	10	uA	3		
Output leakage current	Ilo	-10	-	10	uA	4		
Output Loading Condition		see figure 1						

Note : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is \leq 3ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.

3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with Tri-State outputs.

4. Dout is disabled, $0V \le VOUT \le VDD$.

5. The VDD condition of M832G0115-7C is 3.135V~3.6V.

CAPACITANCE (Vcc = 3.3V, TA = $25^{\circ}C$, f = 1MHz)

Parameter	Symbol	Min	Мах	Unit
Input capacitance (A0 ~ A10, BA)	CIN1	-	14	pF
Input capacitance (RAS, CAS, WE, CKE)	CIN2	-	14	pF
Input capacitance (CLK0)	Сімз	-	14	pF
Input capacitance (CS)	CIN4	-	14	pF
Input capacitance (DQM0 ~ DQM3)	CIN5	-	14	pF
Data input/output capacitance (DQ0 ~ DQ31)	Соит	-	15	pF



M832G0115AP0

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to $70^{\circ}C$, VIH(min)/VIL(max)=2.0V/0.8V)

Parameter	Symbol	Test Condition	CAS	Spe	ed	Unit	Note
i di di licter	Symbol	Test condition	Latency	-7C	-70	 Unit mA mA mA mA mA mA mA 	Note
Operating Current		Burst Length =1	3	-	160	~ ^	2
(One Bank Active)	1001	RC ≥ tRC(min), tCC ≥ tCC(min), Io = 0mA CKE ≤ VIL(max), tCC = 15ns CKE & CLK ≤ VIL(max), tCC = ∞ CKE ≥ VIH(min), \overline{CS} ≥ VIH(min), tCC = 15ns nput signals are changed one time during 300 CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞	2	200	150	mA	Z
Precharge Standby Current	Icc2P	CKE ≤ VIL(max), tcc = 15ns		2			
in power-down mode	Icc2PS	CKE & CLK \leq VIL(max), tcc = ∞ CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min), tcc = 15ns Input signals are changed one time during \Im CKE \geq VIH(min), CLK \leq VIL(max), tcc = ∞ Input signals are stable CKE \leq VIL(max), tcc = 15ns		2		IIIA	
Precharge Standby Current	ICC2N		3(0	~^^		
in non power-down mode	ICC2NS			15			
Active Standby Current	ІссзР	CKE ≤ VIL(max), tcc = 15ns		4	mΑ		
in power-down mode	Icc3PS	$CKE \ \leq VIL(max), tcc = \infty$		4			
Active Standby Current in non power-down mode	ICC3N	$CKE \ge VIH(min), \ \overline{CS} \ge VIH(min), \ tcc = 15ns$ Input signals are changed one time during 3	30ns	50	0	m۸	
(One Bank Active)	Icc3NS	$CKE \ge VIH(min), CLK \le VIL(max), tcc = \infty$ Input signals are stable	x), tcc = 15ns x), tcc = ∞), $\overline{CS} \ge VIH(min)$, tcc = 15ns re changed one time during 30ns), CLK $\le VIL(max)$, tcc = ∞ re stable	3(0		
Operating Current	ICC4	Io = 0 mA, Page Burst	3	-	230	m۸	2
(Burst Mode)	1004	All bank Activated, tccD = tccD(min)	2	290	160	IIIA	2
Refresh Current	ICC5	trc≥trc(min)	3	-	200	mA	3
	1005	100 $100 \leq 100 (1101)$		240	190		5
Self Refresh Current	ICC6	$CKE \le 0.2V$		2		mA	

Note: 1. Unless otherwise notes, Input level is CMOS(VIH/VIL=VDDQ/VSSQ) in LVTTL.


- 2. Measured with outputs open. Addresses are changed only one time during tcc(min).
- 3. Refresh period is 32ms. Addresses are changed only one time during tcc(min).



M832G0115AP0

AC OPERATING TEST CONDITIONS (VDD = $3.3V\pm0.3V$, TA = 0 to 70°C)

Parameter	Value
AC input levels	Vih/Vil = 2.4V / 0.4V
Input timing measurement reference level	1.4V
Input rise and fall time(See note 3)	tr/tF=1ns/ 1ns
Output timing measurement reference level	1.4V
Output load condition	See Fig. 2



(Fig. 1) DC Output Load Circuit

(Fig. 2) AC Output Load Circuit

Note : The VDD condition of M832G0115AP-C7C is 3.135V~3.6V.

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Bananatan		0		V	ersion		1114	Nete
Parameter		Symbol	-7	C	-	70	Unit	Note
CAS Latency		CL	-	2	3	2	CLK	
CLK cycle time		tcc(min)	-	7.5	7	10	ns	
Row active to row active delay	y	tRRD(min)			2		CLK	1
RAS to CAS delay		tRCD(min)		2	3	2	CLK	1
Row precharge time		tRP(min)		2	3	2	CLK	1
Developed in the s		tRAS(min)		6	7	5	CLK	1
Row active time		tRAS(max)	100				us	
Row cycle time		tRC(min)	-	8	10	7	CLK	1
Last data in to row precharge		tRDL(min)			2		CLK	2
Last data in to new col.addres	ss delay	tCDL(min)			1		CLK	2
Last data in to burst stop		tBDL(min)			1		CLK	2
Col. address to col. address d	lelay	tCCD(min)	1			CLK		
Mode Register Set cycle time		tMRS(min)			1		CLK	
Number of valid output data	CAS Late	ncy=3		2			ea	4
	CAS Late	ncy=2			1		ea	+

Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following ns-unit based AC table.



M832G0115AP0

Denomotor	Cumb al		11			
Parameter	Symbol	-7	′C	-7	Unit	
Clock latency	CL	-	2	3	2	CLK
CLK cycle time	tCC(min)	-	7.5	7	10	ns
Row active to row active delay	tRRD(min)	-	15	14	20	ns
RAS to CAS delay	tRCD(min)	-	15	21	20	ns
Row precharge time	tRP(min)	-	15	21	20	ns
Develop the time	tRAS(min)	-	45	49	50	ns
Row active time	tRAS(max)		10	00	•	us
Row cycle time	tRC(min)	-	60	70	70	ns

Minimum delay is required to complete write.
 This parameter means minimum CAS to CAS delay at block write cycle only.

4. In case of row precharge interrupt, auto precharge and read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parame	tor	Symbol	-7	۲C	-7	70	Unit	Note
T arame				Max	Min	Max		
CLK cycle time	CAS Latency=3	tcc	-	1000	7	1000	ns	1
	CAS Latency=2	100	7.5	1000	10	1000	113	
CLK to valid	CAS Latency=3	tsac	-	-	-	5.5	ns	1, 2
output delay	CAS Latency=2	ISAC	-	6.0	-	6.0	ns	1, 2
Output data hold time	toн	2	-	2	-	ns	2	
CLK high pulse width	CAS Latency=3	tсн	-		3	_	ns	3
CER high puise width	CAS Latency=2	юп	2		5	-		5
CLK low	CAS Latency=3	tCL	-	_	3	-	ns	3
pulse width	CAS Latency=2	ICL	2		5	-		5
Input setup time	CAS Latency=3	tss	-	_	1.75	_	ns	3
input setup time	CAS Latency=2	155	1.5		2.5	-	115	3
Input hold time	tsн	1	-	1	-	ns	3	
CLK to output in Low-Z	tslz	1	-	1	-	ns	2	
CLK to output	CAS latency=3	tsнz	-	-	-	5.5	ns	_
in Hi-Z	CAS latency=2	10112	-	6.0	-	6.0	113	-

Note: 1. Parameters depend on programmed CAS latency.

2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

3. Assumed input rise and fall time (tr & tf)=1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.



M832G0115AP0

SIMPLIFIED TRUTH TABLE

C	ommand		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA 0	A8/AP	A10,A9 ~ A0	Note
Register	Mode regist	ter set	Н	Х	L	L	L	L	Х		OP co	ode	1,2
	Auto refres	h	Н	Н	L	L	L	Н	х		х		3
Refresh		Entry	П	L	L	L		п	^		3		
Reliesh	Self refresh	Exit	L	н	L	Н	Н	Н	х		3		
		LXII	E.		Н	Х	Х	Х	~		3		
Bank active & row addr.			н	Х	L	L	Н	Н	Х	V	Row	address	
Read & Auto precharge disable			Н	х	L	н	L	н	х	V	L	Column address	4
column address	Auto precha	arge enable		^	L	11			^	v	Н	(A0 ~ A7)	4,5
Write &	arge disable	н	х	L	н	L	L	х	V	L	Column address	4	
column address Auto prech		arge enable		~	L	11		L	~	v	Н	(A0 ~ A7)	4,5
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6
Precharge	Bank select	tion	Н	х	L	L	н	L	х	V	L	х	
Flecharge	All banks			^		L			~	Х	Н	~	
		Entry	н	L	н	Х	Х	Х	х	x			
Clock suspend or active power down	n	Linuy			L	V	V	V	^				
	-	Exit	L	Н	Х	Х	Х	Х	Х				
		Entry (Н	L	Н	Х	Х	Х	х				
Precharge power	down modo	Entry	п	L	L	Н	Н	Н	^		х		
Frecharge power	down mode	Evit	L	н	н	Х	Х	Х	х		^		
Exit			L	п	L	V	V	V	^				
DQM		-	Н		11				V	Х			7
No operation and			Н	V	Н	Х	Х	Х	v		V		
No operation com	mand			Х	L	Н	н	Н	Х	X			

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

Notes :1. OP Code : Operand Code

A0 ~ A10, BA : Program keys. (@MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state.

- 4. BA : Bank select address.
 - If "Low" at read, write, Row active and precharge, bank A is selected.
 - If "High" at read, write, Row active and precharge, bank B is selected.

If A8 is "High" at Row precharge, BA is ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)



M832G0115AP0

MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA	A10	Аэ	A8	A 7	A6	A 5	A 4	Аз	A2	A 1	Ao
Function	nction RFU W		W.B.L	Т	M	С	AS Latend	>y	BT	В	urst Lengt	th

(Note 1)

	Test Mode	CAS Latency					urst Type	Burst Length						
A 7	Туре	A6 A5 A4 Latency A		A 3	Туре	A 2	A 1	Ao	BT=0	BT=1				
0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	Reserved		
1	Vendor	Vendor 0 0 1 - 1 Interleave		0	0	1	2	Reserved						
0	Use	0	1	0	2			0	1	0	4	4		
1	Only		1	1	3			0	1	1	8	8		
Writ	e Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved		
	Length	1	0	1	Reserved			1	0	1	Reserved	Reserved		
	Burst		1	0	Reserved			1	1	0	Reserved	Reserved		
				1	Reserved			1	1	1	256(Full)	Reserved		
	A7 0 1 0 1	0 Mode Register Set 1 Vendor 0 Use 0 Only 1 Vendor	A7 Type A6 0 Mode Register Set 0 1 Vendor 0 0 Use 0 0 Only 0 1 Vendor 1 Write Burst Length 1 1	A7 Type A6 A5 0 Mode Register Set 0 0 1 Vendor 0 0 0 Use 0 1 0 Only 0 1 1 Vendor 0 1 0 Use 0 1 1 Only 0 1 Write Burst Length 1 0 Length 1 0	A7 Type A6 A5 A4 0 Mode Register Set 0 0 0 1 Vendor 0 0 1 0 Use 0 1 0 1 Only 0 1 1 1 Vendor 0 1 1 0 Use 0 1 1 1 Only 0 1 1 Write Burst Length 1 0 0 1 Length 1 0 1 1	A7 Type A6 A5 A4 Latency 0 Mode Register Set 0 0 0 Reserved 1 Vendor 0 0 1 - 0 Use 0 1 0 2 1 Only 0 1 1 3 Write Burst Length 1 0 0 Reserved Length 1 0 1 Reserved	A7 Type A6 A5 A4 Latency A3 0 Mode Register Set 0 0 0 0 Reserved 0 1 Vendor 0 0 1 - 1 0 Use 0 1 0 2 1 1 Use 0 1 1 3 3 Write Burst Length 1 0 0 1 Reserved Length 1 0 1 Reserved 1 1 1 1 1	A7 Type A6 A5 A4 Latency A3 Type 0 Mode Register Set 0 0 0 Reserved 0 Sequential 1 Vendor 0 0 1 - 1 Interleave 0 Use 0 1 0 2 1 Interleave 1 Use 0 1 1 3 Interleave Interleave 1 Only 0 1 1 3 Interleave Interleave 1 Interleave 0 1 1 3 Interleave 1 0 1 1 1 3 Interleave Interleave 1 0 1 1 Reserved Interleave Interleave Image: Ima	A7 Type A6 A5 A4 Latency A3 Type A2 0 Mode Register Set 0 0 0 Reserved 0 Sequential 0 1 Vendor 0 0 1 - 1 Interleave 0 0 Use 0 1 0 2 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 1 0 1 0 <td< td=""><td>A7 Type A6 A5 A4 Latency A3 Type A2 A1 0 Mode Register Set 0 0 0 Reserved 0 Sequential 0 0 1 Vendor 0 0 1 - 1 Interleave 0 0 0 Use 0 1 0 2 0 1 0 1 1 Use 0 1 1 3 0 1 0</td><td>A7 Type A6 A5 A4 Latency A3 Type A2 A1 A0 0 Mode Register Set 0 0 0 Reserved 0 Sequential 0 0 0 0 1 Vendor 0 0 1 - 1 Interleave 0 0 1 0 Use 0 1 0 2 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 <</td><td>A7 Type A6 A5 A4 Latency A3 Type A2 A1 A0 BT=0 0 Mode Register Set 0 0 0 Reserved 0 Sequential 0 0 0 1 1 Vendor 0 0 1 - 1 Interleave 0 0 1 2 0 Use 0 1 0 2 1 1 2 0 Use 0 1 0 2 0 1 0 4 1 0 1 0 2 0 1 0 4 1 0 1 1 3 0 1 1 8 Write Burst Length 1 0 0 Reserved 1 0 1 Reserved Burst 1 1 0 Reserved 1 1 0 Reserved</td></td<>	A7 Type A6 A5 A4 Latency A3 Type A2 A1 0 Mode Register Set 0 0 0 Reserved 0 Sequential 0 0 1 Vendor 0 0 1 - 1 Interleave 0 0 0 Use 0 1 0 2 0 1 0 1 1 Use 0 1 1 3 0 1 0	A7 Type A6 A5 A4 Latency A3 Type A2 A1 A0 0 Mode Register Set 0 0 0 Reserved 0 Sequential 0 0 0 0 1 Vendor 0 0 1 - 1 Interleave 0 0 1 0 Use 0 1 0 2 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 <	A7 Type A6 A5 A4 Latency A3 Type A2 A1 A0 BT=0 0 Mode Register Set 0 0 0 Reserved 0 Sequential 0 0 0 1 1 Vendor 0 0 1 - 1 Interleave 0 0 1 2 0 Use 0 1 0 2 1 1 2 0 Use 0 1 0 2 0 1 0 4 1 0 1 0 2 0 1 0 4 1 0 1 1 3 0 1 1 8 Write Burst Length 1 0 0 Reserved 1 0 1 Reserved Burst 1 1 0 Reserved 1 1 0 Reserved		

(Note 2)

POWER UP SEQUENCE

SGRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.

- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 may be changed.

The device is now ready for normal operation.

- Note : 1. RFU (Reserved for Future Use) should stay "0" during MRS cycle.
 - 2. The full column burst(256bit) is available only at Sequential mode of burst type.



M832G0115AP0

BURST SEQUENCE (BURST LENGTH = 4)

Initial a	address		Secu	ential		Interleave						
A 1	Ao		Jequ	inter	interieuve							
0	0	0	1	2	3	0	1	2	3			
0	1	1	2	3	0	1	0	3	2			
1	0	2	3	0	1	2	3	0	1			
1	1	3	0	1	2	3	2	1	0			

BURST SEQUENCE (BURST LENGTH = 8)

Initi	al addı	ess				Soan	ontial				Interleave									
A2	A 1	Ao		Sequential									intelleave							
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7		
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6		
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5		
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4		
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3		
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2		
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1		
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0		



MODULE DIMENSIONS

