

64M-Bit (8Mx8 /4Mx16) CMOS MASK ROM

FEATURES

- Switchable organization
8,388,608 x 8(byte mode)
4,194,304 x 16(word mode)
- Fast access time
3.3V Operation : 100ns(Max.)@CL=50pF,
120ns(Max.)@CL=100pF
3.0V Operation : 120ns(Max.)@CL=100pF
- Supply voltage : single +3.0V/ single +3.3V
- Current consumption
Operating : 40mA(Max.)
Standby : 50µA(Max.)
- Fully static operation
- All inputs and outputs TTL compatible
- Three state outputs
- Package
K3N7V(U)1000B-YC : 48-TSOP1-1218

GENERAL DESCRIPTION

The K3N7V(U)1000B-YC is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 8,388,608 x 8 bit(byte mode) or as 4,194,304 x 16 bit(word mode) depending on BHE voltage level.(See mode selection table)


This device operates with 3.0V or 3.3V power supply, and all inputs and outputs are TTL compatible.

Because of its asynchronous operation, it requires no external clock assuring extremely easy operation.

It is suitable for use in program memory of microprocessor, and data memory, character generator.


The K3N7V(U)1000B-YC is packaged in a 48-TSOP1.

FUNCTIONAL BLOCK DIAGRAM



Pin Name	Pin Function
A0 - A21	Address Inputs
Q0 - Q14	Data Outputs
Q15 /A-1	Output 15(Word mode)/ LSB Address(Byte mode)
BHE	Word/Byte selection
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
Vcc	Power
Vss	Ground
N.C	No Connection

PIN CONFIGURATION



K3N7V(U)1000B-YC

ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN}	-0.3 to +4.5	V
Temperature Under Bias	T _{BIAS}	-10 to +85	°C
Storage Temperature	T _{STG}	-55 to +150	°C

NOTE : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to Vss, T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	2.7/3.0	3.0/3.3	3.3/3.6	V
Supply Voltage	V _{SS}	0	0	0	V

DC CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Operating Current	I _{CC}	Cycle=5MHz, all outputs open, $\overline{CE}=\overline{OE}=V_{IL}$, V _{IN} =0.45V to 2.4V (AC Test Condition)	V _{CC} =3.3V±0.3V	-	40	mA
			V _{CC} =3.0V±0.3V		35	mA
Standby Current(TTL)	ISB1	$\overline{CE}=V_{IH}$, all outputs open		500	μA	
Standby Current(CMOS)	ISB2	$\overline{CE}=V_{CC}$, all outputs open		50	μA	
Input Leakage Current	I _{LI}	V _{IN} =0 to V _{CC}	-	10	μA	
Output Leakage Current	I _{LO}	V _{OUT} =0 to V _{CC}	-	10	μA	
Input High Voltage, All Inputs	V _{IH}		2.0	V _{CC} +0.3	V	
Input Low Voltage, All Inputs	V _{IL}		-0.3	0.6	V	
Output High Voltage Level	V _{OH}	I _{OH} =-400μA	2.4	-	V	
Output Low Voltage Level	V _{OL}	I _{OL} =2.1mA	-	0.4	V	

NOTE : Minimum DC Voltage(V_{IL}) is -0.3V an input pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
Maximum DC voltage on input pins(V_{IH}) is V_{CC}+0.3V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.



MODE SELECTION

CE	OE	BHE	Q15/A-1	Mode	Data	Power
H	X	X	X	Standby	High-Z	Standby
L	H	X	X	Operating	High-Z	Active
L	L	H	Output	Operating	Q0~Q15 : Dout	Active
		L	Input	Operating	Q0~Q7 : Dout Q8~Q14 : Hi-Z	Active

CAPACITANCE (TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	Min	Max	Unit
Output Capacitance	C _{OUT}	V _{OUT} =0V	-	12	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	12	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

AC CHARACTERISTICS (TA=0°C to +70°C, V_{CC}=3.3V/3.0V±0.3V, unless otherwise noted.)

TEST CONDITIONS


Item	Value
Input Pulse Levels	0.45V to 2.4V
Input Rise and Fall Times	10ns
Input and Output timing Levels	1.5V
Output Loads	1 TTL Gate and C _L =50pF or 100pF

READ CYCLE

Item	Symbol	K3N7V1000B-YC10 (C _L =50pF)		K3N7V1000B-YC12 (C _L =100pF)		K3N7U1000B-YC12 (C _L =100pF)		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	100		120		120		ns
Chip Enable Access Time	t _{ACE}		100		120		120	ns
Address Access Time	t _{AA}		100		120		120	ns
Output Enable Access Time	t _{OE}		50		60		60	ns
Output or Chip Disable to Output High-Z	t _{DF}		20		20		20	ns
Output Hold from Address Change	t _{OH}	0		0		0		ns

TIMING DIAGRAM

READ



NOTES :

*1. Byte Mode only. A-1 is Least Significant Bit Address.(BHE = V_{IL})

*2. Word Mode only.(BHE = V_{IH})

*3. t_{DF} is defined as the time at which the outputs achieve the open circuit condition and is not referenced to V_{OH} or V_{OL} level.