## PLHS501/PLHS501I


#### FEATURES

- Programmable Macro Logic device
- Full connectivity
- TTL compatible
- SNAP development system:
  - Supports third-party schematic entry formats
  - Macro library
  - Versatile netlist format for design portability
  - Logic, timing, and fault simulation
- Delay per internal NAND function = 6.5ns (typ)
- Testable in unprogrammed state
- Security fuse allows protection of proprietary designs

#### STRUCTURE

- NAND gate based architecture
- 72 foldback NAND terms
- 136 input-wide logic terms
- 44 additional logic terms
- 24 dedicated inputs (I<sub>0</sub> I<sub>23</sub>)
- 8 bidirectional I/Os with individual 3-State enable:
  - 4 Active-High (B<sub>4</sub> B<sub>7</sub>)
  - 4 Active-Low  $(\overline{B}_0 \overline{B}_3)$
- 16 dedicated outputs:
  - 4 Active-High outputs
    - $O_0$ ,  $O_1$  with common 3-State enable  $O_2$ ,  $O_3$  with common 3-State enable
  - 4 Active-Low outputs:
    - $\overline{O}_4$ ,  $\overline{O}_5$  with common 3-State enable
    - $\overline{O}_6$ ,  $\overline{O}_7$  with common 3-State enable
  - 8 Exclusive-OR outputs:
    - $X_0$ ,  $X_1$  with common 3-State enable  $X_2$ ,  $X_3$  with common 3-State enable
    - $X_4,\,X_5$  with common 3-State enable
    - X<sub>6</sub>, X<sub>7</sub> with common 3-State enable

#### **PIN CONFIGURATION**



#### DESCRIPTION

The PLHS501 is a high-density Bipolar Programmable Macro Logic device. PML incorporates a programmable NAND structure. The NAND architecture is an efficient method for implementing any logic function. The SNAP software development system provides a user friendly environment for design entry. SNAP eliminates the need for a detailed understanding of the PLHS501 architecture and makes it transparent to the user. PLHS501 is also supported on the Philips Semiconductors SNAP software development systems.

The PLHS501 is ideal for a wide range of microprocessor support functions, including bus interface and control applications.

The PLHS501 is also processed to industrial requirements for operation over an extended temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C and supply voltage of 4.5V to 5.5V.

#### ARCHITECTURE

The core of the PLHS501 is a programmable fuse array of 72 NAND gates. The output of each gate folds back upon itself and all other NAND gates. In this manner, full connectivity of all logic functions is achieved in the PLHS501. Any logic function can be created within the core of the device without wasting valuable I/O pins. Furthermore, a speed advantage is acquired by implementing multi-level logic within a fast internal core without incurring any delays from the I/O buffers.

PML is a trademark of Philips Semiconductors

## PLHS501/PLHS501I

#### **ORDERING INFORMATION**

DESCRIPTION	OPERATING CONDITIONS	ORDER CODE	DRAWING NUMBER
52-Pin Plastic Leaded Chip Carrier	Commercial Temperature Range ±5% Power Supply	PLHS501A	0397E
52-Pin Plastic Leaded Chip Carrier	Industrial Temperature Range ±10% Power Supply	PLHS501IA	0397E

#### **DESIGN DEVELOPMENT TOOLS**

#### SNAP

The SNAP Software Development System provides the necessary tools for designing with PML. SNAP provides the following:

- Schematic entry netlist generation from third-party schematic design packages such as OrCAD/SDT III<sup>TM</sup> and FutureNet<sup>TM</sup>.
- Macro library for standard TTL functions and user defined functions
- Boolean equation entry
- State equation entry
- Syntax and design entry checking
- Simulator includes logic simulation, fault simulation and timing simulation.

SNAP operates on an IBM® PC/XT, PC/AT, PS/2, or any compatible system with DOS 2.1 or higher. The minimum system configuration for SNAP is 640K bytes of RAM and a hard disk.

SNAP provides primitive PML function libraries for third-party schematic design packages. Custom macro function libraries can be defined in schematic or equation form.

After the completion of a design, the software compiles the design for syntax and completeness. Complete simulation can be carried out using the different simulation tools available.

The programming data is generated in JEDEC format. Using the Device Programmer Interface (DPI) module of SNAP, the JEDEC fusemap is sent from the host computer to the device programmer.

#### **DESIGN SECURITY**

The PLHS501 has a programmable security fuse that controls the access to the data programmed in the device. By using this programmable feature, proprietary designs implemented in the device cannot be copied or retrieved.

#### PROGRAMMING/SOFTWARE SUPPORT

Refer to Section 9 (*Development Software*) and Section 10 (*Third-party Programmer*/ *Software Support*) of this data handbook for additional information.

FutureNet is a trademark of FutureNet Corporation.


OrCAD/SDT is a trademark of OrCAD, Inc.

IBM is a registered trademark of International Business Machines Corporation.

## PLHS501/PLHS501I


Product specification

## PLHS501 FUNCTIONAL BLOCK DIAGRAM




## PLHS501/PLHS501I

#### **FUNCTIONAL DIAGRAM**



## PLHS501/PLHS501I



## PLHS501/PLHS501I

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

		RATI		
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		+7	V <sub>DC</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>DC</sub>
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>DC</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
I <sub>OUT</sub>	Output currents		+100	mA
T <sub>amb</sub>	Operating temperature range	0	+75	°C
T <sub>stg</sub>	Storage temperature range	-65	+150	°C

NOTE:

 Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.

#### THERMAL RATINGS

TEMPERATURE					
Maximum junction	150°C				
Maximum ambient	75°C				
Allowable thermal rise ambient to junction	75°C				

#### **VIRGIN STATE**

A factory shipped virgin device contains all fusible links open, such that:

- 1. All product terms are enabled.
- 2. All bidirectional (B) pins are outputs.
- 3. All outputs are enabled.
- 4. All outputs are Active-High **except**  $\overline{B}_0 \overline{B}_3$  (fusible I/O) and  $\overline{O}_4 \overline{O}_7$  which are Active-Low.

### Programmable macro logic PML™

## PLHS501/PLHS501I

#### DC ELECTRICAL CHARACTERISTICS

Commercial=  $0^{\circ}C \le T_{amb} \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 

Industrial =  $-40^{\circ}C \le T_{amb} \le +85^{\circ}C$ ,  $4.5V \le V_{CC} \le 5.5V$ 

				LIMITS		
SYMBOL PARAMETER		TEST CONDITION	MIN	TYP <sup>1</sup>	MAX	UNIT
Input volt	age <sup>2</sup>	•			•	
V <sub>IL</sub>	Low	V <sub>CC</sub> = MIN			0.8	V
VIH	High	$V_{CC} = MAX$	2.0			V
V <sub>IC</sub>	Clamp <sup>2, 3</sup>	$V_{CC} = MIN, I_{IN} = -12mA$		-0.8	-1.2	V
Output vo	oltage					
		$V_{CC} = MIN$				
V <sub>OL</sub>	Low <sup>2, 4</sup>	I <sub>OL</sub> = 10mA			0.45	V
V <sub>OH</sub>	High <sup>2, 5</sup>	I <sub>OH</sub> = -2mA	2.4			V
Input cur	rent	-				
		V <sub>CC</sub> = MAX				
IIL	Low	V <sub>IN</sub> = 0.45V			-100	μA
I <sub>IH</sub>	High	$V_{IN} = 5.5V$			40	μΑ
Output cu	urrent	•				
		V <sub>CC</sub> = MAX				
I <sub>O(OFF)</sub>	Hi-Z state <sup>9</sup>	V <sub>OUT</sub> = 5.5V			80	μΑ
		V <sub>OUT</sub> = 0.45V			-140	1
I <sub>OS</sub>	Short circuit <sup>3, 5, 6</sup>	$V_{OUT} = 0V$	-15		-70	mA
I <sub>CC</sub>	V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = MAX		225	295	mA
Capacita	nce		-			
		$V_{CC} = 5V$				
CIN	Input	$V_{IN} = 2.0V$		8		pF
CB	I/O	V <sub>OUT</sub> = 2.0V		15		pF

NOTES:

1. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = +25^{\circ}C$ .

2. All voltage values are with respect to network ground terminal.

3. Test one at a time.

4. For Pins 15 - 19, 21 - 27 and 37 - 40, V<sub>OL</sub> is measured with Pins 5 and 41 = 8,75V, Pin 43 = 0V and Pins 42 and 44 = 4.5V. For Pins 28 - 33 and 35 - 36, V<sub>OL</sub> is measured under same conditions EXCEPT Pin 44 = 0V.

5.  $V_{OH}$  is measured with Pins 5 and 41 = 8.75V, Pins 42 and 43 = 4.5V and Pin 44 = 0V.


6. Duration of short circuit should not exceed 1 second.

 $I_{\mbox{CC}}$  is measured with all dedicated inputs at 0V and bidirectional and output pins open. 7.


8. Measured at  $V_T = V_{OL} + 0.5V$ .

9. Leakage values are a combination of input and output leakage.

#### **TEST LOAD CIRCUITS**




#### **VOLTAGE WAVEFORMS**



## PLHS501/PLHS501I

#### SNAP RESOURCE SUMMARY DESIGNATIONS



## PLHS501/PLHS501I

# $\begin{array}{l} \textbf{MACRO CELL SPECIFICATIONS}^1 \ (\text{SNAP Resource Summary Designations in Parantheses}) \\ \text{Commercial: } T_{amb} = 0^\circ\text{C} \ \text{to} \ +75^\circ\text{C}, \ 4.75\text{V} \le \text{V}_{CC} \le 5.25\text{V}, \ \text{C}_L = 30\text{pF}, \ \text{R}_2 = 1000\Omega, \ \text{R}_1 = 470\Omega \\ \text{Industrial:} \quad T_{amb} = -40^\circ\text{C} \ \text{to} \ +85^\circ\text{C}, \ 4.5\text{V} \le \text{V}_{CC} \le 5.5\text{V}, \ \text{C}_L = 30\text{pF}, \ \text{R}_2 = 1000\Omega, \ \text{R}_1 = 470\Omega \\ \end{array}$


			01 [Non-in	Input Buf	ifer NIN501 [Ir	= 470Ω		
		(DINS)			x			
					——— Y	,		
			LIMITS					
		SYMBOL	MIN	ТҮР	MAX	UNIT		
		$\Delta t_{HL}$	0.05	0.1	0.15	ns/p-term		
		$\Delta t_{LH}$	-0.02	-0.05	-0.08	ns/p-term		
	PARAI	METER		LIMITS				
SYMBOL	To (Output)	From (Input)	MIN	ТҮР	МАХ	UNIT	NOT	ES
t <sub>PHL</sub> t <sub>PLH</sub>	X X		4.5 5	5.5 6	6.5 7.5	ns ns	With 0 p-te	rms load
t <sub>PHL</sub> t <sub>PLH</sub>	Y Y		2.5 4	3 4	3.5 4.5	ns ns	With 0 p-te	rms load
Bidirectiona	l Pins: 15 – 18	41 – 45, 48 – 5 3, 37 – 40. : 16 p-terms o						
		NAN	D Output	Buffer wit (TOU50	th 3-State 1)	Control		
		Tri–Ctrl —		,	,			
		In —			-b	Out		
	PARAI	In —						
SYMBOL	PARAI To (Output)		^				MAX	UNIT
t <sub>PHL</sub> t <sub>PLH</sub>	То	METER From	8	<b>IN</b> .5 .5		ITS /P	MAX 17.5 16	UNIT ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input)	8. 8. 8.	.5	<b>T</b> Y 14	ITS //P .0 .0 5	17.5	ns
t <sub>PHL</sub> t <sub>PLH</sub>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8. 8. 8. 8.	.5 .5 .5 .5	14 14 14 12	ITS //P .0 .0 5	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8. 8. 8. 8.	.5 .5 .5	TY 14 14 12 12 ck NAND	ITS //P .0 .0 5	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8. 8. 8. 8.	.5 .5 .5 .5 <b>al Foldba</b>	TY 14 14 12 12 ck NAND	ITS /P .0 .0 5 5	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8. 8. 8. 8.	al Foldba	TY 14 14 12 12 ck NAND D)	ITS /P .0 .0 5 5	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl	8. 8. 8. 8.	.5 .5 .5 .5 <b>al Foldba</b>	TY 14 14 12 12 ck NAND D)	ITS /P .0 .0 5 5	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl Tri-Ctrl	8. 8. 8. Intern	.5 .5 .5 al Foldba (FBNAN 	TY 14 14 12 12 ck NAND D) Out	ITS //P .0 .0 5 5	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output) Out Out Out Out	METER From (Input) In In Tri-Ctrl Tri-Ctrl SYMBOL	Intern MIN	.5 .5 .5 al Foldba (FBNAN (FBNAN LIMITS TYP	TY 14 14 12 12 ck NAND D) Out	ITS /P .0 .0 .5 .5	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output)   Out Out   Out   Out   24 - 27.	METER From (Input) In In Tri-Ctrl Tri-Ctrl Tri-Ctrl Δt <sub>PHL</sub> Δt <sub>PLH</sub>	8. 8. 8. 1ntern Input MIN 0.05	.5 .5 .5 .5 al Foldba (FBNAN (FBNAN 	TY 14 14 12 ck NAND D) Out	ITS /P0055555	17.5 16 18.5	ns ns ns
t <sub>PHL</sub> t <sub>PLH</sub> t <sub>OE</sub> <sup>2</sup> t <sub>OD</sub> <sup>2</sup>	To (Output)   Out Out   Out   Out   24 - 27.	METER From (Input) In In Tri-Ctrl Tri-Ctrl Tri-Ctrl ΔtPHL ΔtPHL ΔtPLH METER From	8. 8. 8. 1ntern Input MIN 0.05	al Foldba (FBNAN LIMITS 0.1	TY 14 14 12 ck NAND D) Out	ITS /P0055555	17.5 16 18.5	ns ns ns
tPHL tPLH tOE <sup>2</sup> tOD <sup>2</sup> Output Pins	To   (Output)   Out   Out   Out   24 - 27.	METER From (Input) In In Tri-Ctrl Tri-Ctrl Tri-Ctrl ΔtPLL ΔtPHL ΔtPLH	8. 8. 8. 1ntern Input MIN 0.05 -0.0	al Foldba (FBNAN) LIMITS 0.1 -0.05	TY 14 14 12 12 ck NAND D) Out MAX 0.15 -0.1	ITS ('P .0 .0 5 .5 .5 .5 .5 .5 .5 .5 .5 .5	17.5 16 18.5 17.0	ns ns ns ES

Notes are on following page.

## PLHS501/PLHS501I

#### **MACRO CELL SPECIFICATIONS**<sup>1</sup> (Continued) (SNAP Resource Summary Designations in Parantheses) Commercial: $T_{arb} = 0^{\circ}$ C to $\pm 75^{\circ}$ C. $4.75V \le V_{CO} \le 5.25V$ Ci = 300F Ro = 10000 Rd = 4700

Commercial:  $T_{amb} = 0^{\circ}C$  to +75°C, 4.75V  $\leq V_{CC} \leq 5.25V$ ,  $C_L = 30pF$ ,  $R_2 = 1000\Omega$ ,  $R_1 = 470\Omega$ Industrial:  $T_{amb} = -40^{\circ}C$  to +85°C, 4.5V  $\leq V_{CC} \leq 5.5V$ ,  $C_L = 30pF$ ,  $R_2 = 1000\Omega$ ,  $R_1 = 470\Omega$ 



NOTES:

1. Limits are guaranteed with internal feedback buffers simultaneously switching cumulative maximum of eight outputs.

2. For 3-State output; output enable times are tested with  $C_L = 30pF$  to the 1.5V level, and  $S_1$  is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with  $C_L = 5pF$ . High-to-High impedance tests are made to an output voltage of  $V_T = (V_{OH} - 0.5V)$  with  $S_1$  open, and Low-to-High impedance tests are made to the  $V_T = (V_{OL} + 0.5V)$  level with  $S_1$  closed.


## PLHS501/PLHS501I

#### PLHS501 GATE AND SPEED ESTIMATE TABLE

FUNCTION	INTERNAL NAND EQUVALENT	TYPICAL t <sub>PD</sub>	f <sub>MAX</sub>	COMMENTS
Gates				
NANDs	1	6.5ns		For 1 to 32 input variables
ANDs	1	6.5ns		For 1 to 32 input variables
NORs	1	6.5ns		For 1 to 32 input variables
ORs	1	6.5ns		For 1 to 32 input variables
Decoders				
3-to-8	8	11ns		Inverted inputs available
4-to-16	16	11ns		Inverted inputs available
5-to-32	32	11ns		Inverted inputs available (24 chip outputs only)
Encoders				
8-to-3	15	11ns		Inverted inputs, 2 logic levels
16-to-4	32	11ns		Inverted inputs, 2 logic levels
32-to-5	41	11ns		Inverted inputs, 2 logic levels, factored solution.
Multiplexers		-		·
4-to-1	5	11ns		Inverted inputs available
8-to-1	9	11ns		
16-to-1	17	11ns		
27-to-1	28	11ns		Can address only 27 external inputs - more if internal
Flip-Flops				
D-type Flip-Flop	6		30MHz	With asynchronous S-R
T-type Flip-Flop	6		30MHz	With asynchronous S-R
J-K-type Flip-Flop	10		30MHz	With asynchronous S-R
Adders				•
8-bit	45	15.5ns		Full carry-lookahead (four levels of logic)
Barrel Shifters	•			
8-bit	72	11ns		2 levels of logic
Latches	-	-		
D-latch	3			2 levels of logic with one shared gate

## PLHS501/PLHS501I

#### **APPLICATIONS**



NuBus is a trademark of Texas Instruments, Inc.