## INTEGRATED CIRCUITS

## DATA SHEET

# **74ALVCH16841**20-bit bus interface D-type latch (3-State)

Product specification

1998 Jul 27

IC24 Data Handbook





## 20-bit bus interface D-type latch (3-State)

## 74ALVCH16841

#### **FEATURES**

- Wide supply voltage range of 1.2V to 3.6V
- Complies with JEDEC standard no. 8-1A
- Wide supply voltage range of 1.2V to 3.6V
- CMOS low power consumption
- Direct interface with TTL levels
- MULTIBYTE<sup>TM</sup> flow-through standard pin-out architecture
- Low inductance multiple V<sub>CC</sub> and GND pins for minimum noise and ground bounce
- Current drive ±24 mA at 3.0 V
- All inputs have bus hold circuitry
- Output drive capability 50Ω transmission lines @ 85°C
- 3-State non-inverting outputs for bus oriented applications


#### DESCRIPTION

The 74ALVCH16841 has two 10-bit D-type latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. The two sections of each register are controlled independently by the latch enable (nLE) and output enable (n $\overline{\text{OE}}$ ) control gates.

When nOE is LOW, the data in the registers appears at the outputs. When nOE is High the outputs are in High-impedance OFF state. Operation of the nOE input does not affect the state of the flip-flops.

The 74ALVCH16841 has active bus hold circuitry which is provided to hold unused or floating data inputs at a valid logic level. This feature eliminates the need for external pull-up or pull-down resistors.

#### PIN CONFIGURATION



#### QUICK REFERENCE DATA

GND = 0V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	CONDITION	NS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nD <sub>n</sub> to nQ <sub>n</sub>	V <sub>CC</sub> = 2.5V, C <sub>L</sub> = 30pF V <sub>CC</sub> = 3.3V, C <sub>L</sub> = 50pF	2.5 2.4	ns	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nLE to nQ <sub>n</sub>	V <sub>CC</sub> = 2.5V, C <sub>L</sub> = 30pF V <sub>CC</sub> = 3.3V, C <sub>L</sub> = 50pF	2.5 2.4	ns	
C <sub>I</sub>	Input capacitance			5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per buffer	$V_1 = GND \text{ to } V_{CC}^{-1}$	Outputs enabled	19	pF
ОРО	1 ower dissipation capacitance per bunci	V  = 8ND 10 VCC	Outputs disabled	3	ρι

#### NOTES:

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma \ (C_L \times V_{CC}^2 \times f_o) \ \text{where: } f_i = \text{input frequency in MHz; } C_L = \text{output load capacitance in pF; } f_o = \text{output frequency in MHz; } V_{CC} = \text{supply voltage in V; } \Sigma \ (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$ 

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ALVCH16841 DGG	ACH16841 DGG	SOT364-1

## 20-bit bus interface D-type latch (3-State)

## 74ALVCH16841

### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	1 <del></del> 0E	Output enable inputs (active-LOW)
56	1LE	Latch enable inputs (active HIGH)
55, 54, 52, 51, 49, 48, 47, 45, 44, 43	1D0 – 1D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14	1Q0 – 1Q9	Data outputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage
28	2 <del>OE</del>	Output enable inputs (active-LOW)
29	2LE	Latch enable inputs (active HIGH)
42, 41, 40, 38, 37, 36, 34, 33, 31, 30	2D0 – 2D9	Data inputs
15, 16, 17, 19, 20, 21, 23, 24, 26, 27	2Q0 – 2Q9	Data outputs

## **FUNCTION TABLE**


	INPUTS	OUTPUT	
nŌĒ	LE	Dx	Q
L	Н	L	L
L	Н	Н	Н
L	L	Х	Q <sub>0</sub>
Н	Х	Х	Z

High voltage level


Low voltage level

Don't care


Z = High impedance "off" state



## LOGIC SYMBOL (IEEE/IEC)




## **LOGIC DIAGRAM**



## 20-bit bus interface D-type latch (3-State)

74ALVCH16841

## **BUS HOLD CIRCUIT**



## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V	DC supply voltage 2.5V range (for max. speed performance @ 30 pF output load)		2.3	2.7	V
Vcc	DC supply voltage 3.3V range (for max. speed performance @ 50 pF output load)		3.0	3.6	V
VI	DC Input voltage range		0	V <sub>CC</sub>	V
Vo	DC output voltage range		0	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 2.3 \text{ to } 3.0 \text{V}$ $V_{CC} = 3.0 \text{ to } 3.6 \text{V}$	0	20 10	ns/V

## **ABSOLUTE MAXIMUM RATINGS**

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V
I <sub>IK</sub>	DC input diode current	V <sub>1</sub> < 0	-50	mA
V	DC input voltage	For control pins <sup>1</sup>	-0.5 to +4.6	V
VI	DC Input voltage	For data inputs <sup>1</sup>	–0.5 to V <sub>CC</sub> +0.5	l '
I <sub>OK</sub>	DC output diode current	$V_O > V_{CC}$ or $V_O < 0$	±50	mA
Vo	DC output voltage	Note 1	–0.5 to V <sub>CC</sub> +0.5	V
I <sub>O</sub>	DC output source or sink current	$V_{O} = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package –plastic medium-shrink (SSOP) –plastic thin-medium-shrink (TSSOP)	For temperature range: -40 to +125 °C above +55°C derate linearly with 11.3 mW/K above +55°C derate linearly with 8 mW/K	850 600	mW

#### NOTE:

<sup>1.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 20-bit bus interface D-type latch (3-State)

## 74ALVCH16841

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltage are referenced to GND (ground = 0 V).

				LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp :	= -40°C to +8	5°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	1
	LHOLLI Ll L L	V <sub>CC</sub> = 2.3 to 2.7V	1.7	1.2		.,
$V_{IH}$	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0	1.5		<b>'</b>
	LOW Is and I see at a set to see	$V_{CC} = 2.3 \text{ to } 2.7 \text{V}$		1.2	0.7	V
$V_{IL}$	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V		1.5	0.8	1 °
		$V_{CC}$ = 2.3 to 3.6V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = $-100\mu A$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		
		$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -6mA$	V <sub>CC</sub> -0.3	V <sub>CC</sub> -0.08		1
M	LUCI Llevel evitevit velte ee	$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> -0.6	V <sub>CC</sub> - 0.26		
VOH	V <sub>OH</sub> HIGH level output voltage	$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> -0.5	V <sub>CC</sub> -0.14		1 °
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> -0.6	V <sub>CC</sub> -0.09		1
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	V <sub>CC</sub> -1.0	V <sub>CC</sub> - 0.28		1
		$V_{CC}$ = 2.3 to 3.6V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $I_O$ = 100 $\mu$ A		GND	0.20	٧
	$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 6mA$			0.07	0.40	V
$V_{OL}$	LOW level output voltage	$V_{CC} = 2.3V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$		0.15	0.70	
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$		0.14	0.40	٧
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 24mA$		0.27	0.55	1
IĮ	Input leakage current	$V_{CC} = 2.3 \text{ to } 3.6V;$ $V_{I} = V_{CC} \text{ or GND}$		0.1	5	μΑ
I <sub>OZ</sub>	3-State output OFF-state current	$V_{CC}$ = 2.3 to 3.6V; $V_I$ = $V_{IH}$ or $V_{IL}$ ; $V_O$ = $V_{CC}$ or GND		0.1	10	μА
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 2.3$ to 3.6V; $V_I = V_{CC}$ or GND; $I_O = 0$		0.2	40	μΑ
Δl <sub>CC</sub>	Additional quiescent supply current	$V_{CC} = 2.3V \text{ to } 3.6V; V_I = V_{CC} - 0.6V; I_O = 0$		150	750	μΑ
I <sub>BHL</sub> <sup>2</sup>	Bus hold LOW sustaining current	$V_{CC} = 2.3V; V_I = 0.7V$	45	-		μА
IBHL	Bus floid LOVV sustaining current	$V_{CC} = 3.0V; V_I = 0.8V$	75	150		μΛ
I <sub>BHH</sub> <sup>2</sup>	Bus hold HIGH sustaining current	V <sub>CC</sub> = 2.3V; V <sub>I</sub> = 1.7V	-45 -75	475		μΑ
	Due hold I OW overding a summer	$V_{CC} = 3.0V; V_I = 2.0V$	-75 500	<del>-</del> 175		^
I <sub>BHLO</sub> <sup>2</sup>	Bus hold LOW overdrive current	$V_{CC} = 3.6V$	500			μΑ
I <sub>BHHO</sub> <sup>2</sup>	Bus hold HIGH overdrive current	V <sub>CC</sub> = 3.6V	-500			μΑ

## NOTES:

All typical values are at T<sub>amb</sub> = 25°C.
 Valid for data inputs of bus hold parts.

## 20-bit bus interface D-type latch (3-State)

74ALVCH16841

## AC CHARACTERISTICS FOR $V_{CC} = 2.3V$ TO 2.7V RANGE

 $GND = 0V; \ t_r = t_f \leq 2.0 ns; \ C_L = 30 pF$ 

				LIMITS			
SYMBOL	PARAMETER	WAVEFORM	V	V <sub>CC</sub> = 2.3 to 2.7V			
			MIN	TYP <sup>1</sup>	MAX		
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nD <sub>n</sub> to nQ <sub>n</sub>	1, 5	1.0	2.5	5.0	ns	
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nLE to nQ <sub>n</sub>	2, 5	1.0	2.5	5.6	ns	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nOE <sub>n</sub> to nQ <sub>n</sub>	4, 5	1.0	2.7	6.2	ns	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nOE <sub>n</sub> to nQ <sub>n</sub>	4, 5	1.1	2.2	5.3	ns	
t <sub>W</sub>	nLE pulse width HIGH	2, 5	3.3	1.5	-	ns	
t <sub>SU</sub>	Set up time nD <sub>n</sub> to nLE	3, 5	1.3	0.1	-	ns	
T <sub>h</sub>	Hold time nD <sub>n</sub> to nLE	3, 5	1.4	0.3	_	ns	

NOTE:

## AC CHARACTERISTICS FOR $V_{CC}$ = 3.0V TO 3.6V RANGE AND $V_{CC}$ = 2.7V

 $\text{GND} = \text{OV; } t_{\text{r}} = t_{\text{f}} \leq \text{2.5ns; } C_{\text{L}} = \text{50pF}$ 

				LIMITS			LIMITS		
SYMBOL	PARAMETER	WAVEFORM	V <sub>C</sub>	$_{\rm C}$ = 3.3 $\pm$ 0.	3V	V <sub>CC</sub> = 2.7V			UNIT
			MIN	TYP <sup>1, 2</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	]
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nD <sub>n</sub> to nQ <sub>n</sub>	1, 5	1.0	2.4	3.9	1.0	2.6	4.7	ns
t <sub>PLH</sub> /t <sub>PHL</sub>	Propagation delay nLE to nQ <sub>n</sub>	2, 5	1.0	2.4	4.3	1.0	2.6	5.1	ns
t <sub>PZH</sub> /t <sub>PZL</sub>	3-State output enable time nOE <sub>n</sub> to nQ <sub>n</sub>	4, 5	1.0	2.3	4.9	1.0	3.1	6.0	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-State output disable time nOE <sub>n</sub> to nQ <sub>n</sub>	4, 5	1.3	2.9	4.1	1.3	3.1	4.3	ns
t <sub>W</sub>	nLE pulse width HIGH	2, 5	3.3	1.5	-	3.3	1.5	-	ns
t <sub>SU</sub>	Set up time nD <sub>n</sub> to nLE	3, 5	1.0	0.6	_	1.1	0.1	_	ns
t <sub>h</sub>	Hold time nD <sub>n</sub> to nLE	3, 5	1.4	0.2	_	1.7	0.2	_	ns

#### NOTES:

1998 Jul 27 6

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

<sup>1.</sup> All typical values are measured  $T_{amb}$  = 25°C.

<sup>2.</sup> Typical value is measured at  $V_{CC} = 3.3V$ 

## 20-bit bus interface D-type latch (3-State)

## 74ALVCH16841

## AC WAVEFORMS FOR $V_{CC} = 2.3V$ TO 2.7V AND V<sub>CC</sub> < 2.3V RANGE

 $V_{M} = 0.5 V_{CC}$  $V_X = V_{OL} + 0.15V$  $V_{Y} = V_{OH} - 0.15V$ 

 $\dot{V_{OL}}$  and  $\dot{V}_{OH}$  are the typical output voltage drop that occur with the output load.


## AC WAVEFORMS FOR $V_{CC} = 3.0V$ TO 3.6V AND $V_{CC} = 2.7V RANGE$

 $V_{M} = 1.5 \text{ V}$   $V_{X} = V_{OL} + 0.3 \text{V}$ 


 $V_{Y} = V_{OH} - 0.3V$ 

Vol. and VoH are the typical output voltage drop that occur with the output load.


 $I = V_{CC}$ 




Waveform 1. The input  $(D_n)$  to output  $(Q_n)$  propagation delay



Waveform 2. The latch enable (LE) pulse width, the latch enable input to output (Qn) propagation delay




Waveform 3. The data set up and hold times for the D<sub>n</sub> input to the LE input



Waveform 4. 3-State enable and disable times

## **TEST CIRCUIT**



Waveform 5. Load circuitry for switching times


SV00906

## 20-bit bus interface D-type latch (3-State)

## 74ALVCH16841

## TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

				EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION ISSUE	
SOT364-1		MO-153EE			€	<del>-93-02-03</del> 95-02-10

1998 Jul 27 8

20-bit bus interface D-type latch (3-State)

74ALVCH16841

**NOTES** 

## 20-bit bus interface D-type latch (3-State)

74ALVCH16841

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 07-98

Document order number: 9397-750-04561

Let's make things better.

Philips Semiconductors



