# 200 mA DC-DC Step-up Converter with Dual Low Battery Protection

NCP1417 is a monolithic micropower high frequency Boost (step-up) voltage switching converter IC specially designed for battery operated hand-held electronic products up to 200 mA loading. It integrates Synchronous Rectifier for improving efficiency as well as eliminating the external Schottky Diode. High switching frequency (up to 600 kHz) allows use of a low profile inductor and output capacitor. Dual Low-Battery Detectors and Cycle-by-Cycle Current Limit provide value-added features for various battery-operated applications. With all these functions ON, the quiescent supply current is only 9.0  $\mu$ A typical. This device is available in a space saving compact Micro8<sup>TM</sup> package.

## Features

- High Efficiency, Up to 92%, Typical
- Very Low Device Quiescent Supply Current of 9.0 µA Typical
- Built–in Synchronous Rectifier (P–FET) Eliminates One External Schottky Diode
- High Switching Frequency (Up to 600 kHz) Allows Small Size Inductor and Capacitor
- High Accuracy Reference Output,  $1.19 \text{ V} \pm 0.6\%$  @ 25°C, Can Supply More Than 2.5 mA when  $V_{OUT} \ge 3.3 \text{ V}$
- 1.0 V Startup at No Load Guaranteed
- Output Voltage from 1.5 V to 5.5 V Adjustable
- Output Current Up to 200 mA @  $V_{in} = 2.5 V$ ,  $V_{out} = 3.3 V$
- Multi–Function LBI/Shutdown Control Pin
- Dual Open Drain Low-Battery Detector Outputs
- 1.0 A Cycle by Cycle Current Limit
- Low Profile and Minimum External Parts
- Compact Micro8 Package


## Applications


- Personal Digital Assistants (PDA)
- Handheld Digital Audio Product
- Camcorders and Digital Still Camera
- Handheld Instrument
- Conversion from One or Two NiMH or NiCd or One Lithium–ion Cells to 3.3 V/5.0 V



## **ON Semiconductor®**


http://onsemi.com





**PIN CONNECTIONS** 

W = Work Week



(Top View)

## **ORDERING INFORMATION**

| Device      | Package | Shipping         |
|-------------|---------|------------------|
| NCP1417DMR2 | Micro8  | 4000 Tape & Reel |




Figure 1. Typical Operating Circuit

#### **MAXIMUM RATINGS**

| Rating   | Symbol                             | Value       | Unit       |
|--|------------------------------------|-------------|------------|
| Power Supply (Pin 8)   | V <sub>OUT</sub>                   | -0.3 to 6.0 | V          |
| Input/Output Pins<br>Pin 1–5, Pin 7  | V <sub>IO</sub>                    | -0.3 to 6.0 | V          |
| Thermal Characteristics<br>Micro8 Plastic Package<br>Maximum Power Dissipation @ T <sub>A</sub> = 25°C<br>Thermal Resistance Junction to Air | P <sub>D</sub><br>R <sub>0JA</sub> | 520<br>240  | mW<br>°C/W |
| Operating Junction Temperature Range   | TJ                                 | -40 to +150 | °C         |
| Operating Ambient Temperature Range  | T <sub>A</sub>                     | -40 to +85  | °C         |
| Storage Temperature Range  | T <sub>stg</sub>                   | -55 to +150 | °C         |

1. This device contains ESD protection and exceeds the following tests: Human Body Model (HBM)  $\pm$  2.0 kV per JEDEC standard: JESD22–A114. Machine Model (MM)  $\pm$  200 V per JEDEC standard: JESD22–A115.

2. The maximum package power dissipation limit must not be exceeded.

$$P_{D} = \frac{T_{J}(max) - T_{A}}{R_{\theta}JA}$$

Latch-up Current Maximum Rating: ±150 mA per JEDEC standard: JESD78.
 Moisture Sensitivity Level: MSL 1 per IPC/JEDEC standard: J-STD-020A.

| <b>ELECTRICAL CHARACTERISTICS</b> (V <sub>OUT</sub> = 3.3 V, T <sub>A</sub> = 25°C for typical value, $-40°C \le T_A \le 85°C$ for min/max values unless |
|--|
| otherwise noted.)  |

| Characteristics  | Symbol                                     | Min             | Тур   | Max          | Unit  |  |
|--|--|-----------------|-------|--------------|-------|--|
| Operating Voltage  | V <sub>IN</sub>                            | 1.0             | -     | 5.5          | V     |  |
| Output Voltage Range (Adjusted by External Feedback)   | V <sub>OUT</sub>                           | V <sub>IN</sub> | -     | 5.5          | V     |  |
| Reference Voltage (C_{REF} = 150 nF, Under No Loading, T_A = 25 $^{\circ}C)$   | $V_{REF}$                                  | 1.183           | 1.190 | 1.197        | V     |  |
| Reference Voltage (C_{REF} = 150 nF, Under No Loading, $-40^{\circ}C \leq T_A \leq 85^{\circ}C)$                                   | V <sub>REF_NL_A</sub>                      | 1.178           | -     | 1.202        | V     |  |
| Reference Voltage Temperature Coefficient  | TC <sub>VREF</sub>                         | -               | 0.03  | -            | mV/°C |  |
| Reference Voltage Load Current ( $V_{OUT}$ = 3.3 V, $V_{REF}$ = $V_{REF_NL} \pm 1.5\%$ , $C_{REF}$ = 1.0 µF) (Note 5)              | I <sub>REF</sub>                           | 2.5             | -     | -            | mA    |  |
| Reference Voltage Load Regulation (V <sub>OUT</sub> = 3.3 V, I <sub>LOAD</sub> = 0 to 100 $\mu$ A, C <sub>REF</sub> = 1.0 $\mu$ F) | V <sub>REF_LOAD</sub>                      | -               | 0.015 | 1.0          | mV    |  |
| Reference Voltage Line Regulation  | V <sub>REF_LINE</sub>                      | _               | 0.03  | 1.0          | mV/V  |  |
| FB, LBI Input Threshold  | $V_{FB,} V_{LBI}$                          | 1.172           | 1.190 | 1.200        | V     |  |
| Internal NFET ON–Resistance (I <sub>LX</sub> = 100 mA)   | R <sub>DS(ON)_N</sub>                      | -               | 0.65  | -            | Ω     |  |
| Internal PFET ON–Resistance (I <sub>LX</sub> = 100 mA)   | R <sub>DS(ON)_P</sub>                      | -               | 1.3   | -            | Ω     |  |
| LX Switch Current Limit (NFET)   | I <sub>LIM</sub>                           | -               | 1.0   | -            | А     |  |
| Operating Current into OUT ( $V_{FB} = 1.4 \text{ V}$ , i.e. No Switching, $V_{OUT} = 3.3 \text{ V}$ )                             | Ι <sub>Q</sub>                             | -               | 9.0   | 14           | μΑ    |  |
| Shutdown Current into OUT (SHDN = GND)   | I <sub>SD</sub>                            | -               | 0.05  | 1.0          | μA    |  |
| LX Switch MAX. ON–Time (V <sub>FB</sub> = 1.0 V, V <sub>OUT</sub> = 3.3 V)   | t <sub>ON</sub>                            | 0.8             | 1.4   | 2.0          | μS    |  |
| LX Switch MIN. OFF–Time (V <sub>FB</sub> = 1.0 V, V <sub>OUT</sub> = 3.3 V)  | tOFF                                       | 0.22            | 0.25  | 0.46         | μS    |  |
| FB Input Current   | I <sub>FB</sub>                            | _               | 1.5   | 20           | nA    |  |
| LBI/SHDN Input Current   | I <sub>LBI,</sub> I <sub>SHDN</sub>        | -               | 1.5   | 8.0          | nA    |  |
| LBO1/LBO2 Low Output Voltage ( $V_{LBI} = 0$ , $I_{SINK} = 1.0$ mA)  | V <sub>LBO_L1</sub><br>V <sub>LBO_L2</sub> |                 |       | 0.08<br>0.08 | V     |  |
| LBI/SHDN Input Threshold for LBO1  | V <sub>LBI1</sub>                          | 1.172           | 1.190 | 1.200        | V     |  |
| LBI/SHDN Input Threshold for LBO2  | V <sub>LBI2</sub>                          | 0.904           | 0.944 | 0.965        | V     |  |
| LBI/SHDN Input Threshold, Low  | V <sub>SHDN_L</sub>                        | -               | -     | 0.3          | V     |  |
| LBI/SHDN Input Threshold, High   | V <sub>SHDN_H</sub>                        | 0.6             | -     | -            | V     |  |

5. Loading capability decreases with  $\ensuremath{\mathsf{V}_{\mathsf{OUT}}}$ 

## **PIN FUNCTION DESCRIPTION**

| Pin No. | Pin Name | Pin Description  |
|---------|----------|--|
| 1       | FB       | Output Voltage Feedback Input.   |
| 2       | LBI/SHDN | Low-Battery Detector Input and Shutdown Control input multi-function pin.  |
| 3       | LBO1     | Open–Drain Low–Battery Detector Output. Output is LOW when VLBI is < 1.172 V. LBO1 is high impedance during shutdown.  |
| 4       | REF      | 1.190 V Reference Voltage Output, bypassing with 150 nF capacitor if this pin is not loaded, bypassing with 1 $\mu$ F if this pin is loaded up to 2.5 mA @ V <sub>OUT</sub> = 3.3 V. |
| 5       | LBO2     | Open–Drain Low–Battery Detector Output. Output is LOW when VLBI is < 0.904 V. LBO2 is high impedance during shutdown.  |
| 6       | GND      | Ground   |
| 7       | LX       | N–Channel and P–Channel Power MOSFET Drain Connection.   |
| 8       | OUT      | Power Output. OUT provides bootstrap power to the IC.  |










Figure 2. Simplified Functional Diagram













Upper Trace: Voltage at  $L_X$  pin, 2.0 V/Division Middle Trace: Output Voltage Ripple, 50 mV/Division Lower Trace: Inductor Current, I<sub>L</sub>, 100 mA/Division












Upper Trace: Output Voltage Ripple, 100 mV/Division Lower Trace: Load Current, I<sub>LOAD</sub>, 50 mA/Division





Upper Trace: Voltage at  $L_X$  pin, 2.0 V/Division Middle Trace: Output Voltage Ripple, 50 mV/Division Lower Trace: Inductor Current,  $I_L$ , 100 mA/Division

#### Figure 22. Discontinuous Conduction Mode Switching Waveform




Figure 24. Load Transient Response for V<sub>IN</sub> = 1.8 V




Figure 26. Load Transient Response for V<sub>IN</sub> = 3.3 V

## DETAILED OPERATION DESCRIPTIONS

NCP1417 is a monolithic micropower high frequency step–up voltage switching converter IC specially designed for battery operated hand–held electronic products up to 200 mA loading. It integrates Synchronous Rectifier for improving efficiency as well as eliminating the external Schottky Diode. High switching frequency (up to 600 kHz) allows low profile inductor and output capacitor being used. Dual Low–Battery Detectors, Logic–Controlled Shutdown and Cycle–by–Cycle Current Limit provide value–added features for various battery–operated application. With all these functions ON, the quiescent supply current is only 9  $\mu$ A typical. This device is available in compact Micro8 package.

#### **PFM Regulation Scheme**

From the simplified Functional Diagram (Figure 2), the output voltage is divided down and fed back to pin 1 (FB). This voltage goes to the non-inverting input of the PFM comparator whereas the comparator's inverting input is connected to REF. A switching cycle is initiated by the falling edge of the comparator, at the moment, the main switch (M1) is turned ON. After the maximum ON-time (typical 1.4 µS) elapses or the current limit is reached, M1 is turned OFF, and the synchronous switch (M2) is turned ON. The M1 OFF time is not less than the minimum OFF-time (typical 0.25 µS), this is to ensure energy transfer from the inductor to the output capacitor. If the regulator is operating at continuous conduction mode (CCM), M2 is turned OFF just before M1 is supposed to be ON again. If the regulator is operating at discontinuous conduction mode (DCM), which means the coil current will decrease to zero before the next cycle, M1 is turned OFF as the coil current is almost reaching zero. The comparator (ZLC) with fixed offset is dedicated to sense the voltage drop across M2 as it is conducting, when the voltage drop is below the offset, the ZLC comparator output goes HIGH, and M2 is turned OFF. Negative feedback of closed loop operation regulates voltage at pin 1 (FB) equal to the internal voltage reference (1.190 V).

## **Synchronous Rectification**

Synchronous Rectifier is used to replace Schottky Diode to eliminate the conduction loss contributed by forward voltage drop of the latter. Synchronous Rectifier is normally realized by powerFET with gate control circuitry which, however, involved relative complicated timing concerns.

As main switch M1 is being turned OFF, if the synchronous switch M2 is just turned ON with M1 not being completed turned OFF, current will be shunt from the output bulk capacitor through M2 and M1 to ground. This power loss lowers overall efficiency. So a certain amount of dead time is introduced to make sure M1 is completely OFF before M2 is being turned ON.

When the main regulator is operating in CCM, as M2 is being turned OFF, and M1 is just turned ON with M2 not being completely turned OFF, the above mentioned situation will occur. So dead time is introduced to make sure M2 is completely turned OFF before M1 is being turned ON.

When the regulator is operating in DCM, as coil current is dropped to zero, M2 is supposed to be OFF. Fail to do so, reverse current will flow from the output bulk capacitor through M2 and then the inductor to the battery input. It causes damage to the battery. So the ZLC comparator comes with fixed offset voltage to switch M2 OFF before any reverse current builds up. However, if M2 is switch OFF too early, large residue coil current flows through the body diode of M2 and increases conduction loss. Therefore, determination on the offset voltage is essential for optimum performance.

With the implementation of synchronous rectification, efficiency can be as high as 92%. For single cell input voltage, use an external schottky diode such as MBR0520 connected from pin 7 to pin 8 to ensure quick start–up.

## Cycle-by-Cycle Current Limit

From Figure 2, SenseFET is applied to sample the coil current as M1 is ON. With that sample current flowing through a sense resistor, sense–voltage is developed. Threshold detector (ILIM) detects whether the sense–voltage is higher than preset level. If it happens, detector output signifies the CONTROL LOGIC to switch OFF M1, and M1 can only be switched ON as next cycle starts after the minimum OFF–time (typical 0.25  $\mu$ S). With properly sizing of SenseFET and sense resistor, the peak coil current limit is set at 1.0 A typically.

## Voltage Reference

The voltage at REF is set typically at +1.190 V. It can deliver up to 2.5 mA with load regulation  $\pm 1.5\%$ , at VOUT equal to 3.3 V. If VOUT is increased, the REF load capability can also be increased. A bypass capacitor of 0.15  $\mu$ F is required for proper operation when REF is not loaded. If REF is loaded, 1.0  $\mu$ F capacitor at REF is needed.

## Shutdown

The IC is shutdown when the voltage at pin 2 (LBI/SHDN) is pulled lower than 0.3 V via an open drain transistor. During shutdown, M1 and M2 are both switched OFF, however, the body diode of M2 allows current flow from battery to the output, the IC internal circuit will consume less than 0.05  $\mu$ A current typically. If the pin 2 pull low is released, the IC will be enabled. The internal circuit will only consume 9.0  $\mu$ A current typically from the OUT pin.

## **Dual Low–Battery Detection**

Two comparators with 30 mV hysteresis are applied to perform the dual low–battery detection function. When pin 2 (LBI) is at a voltage, which can be defined by a resistor divider from the battery voltage, lower than the internal reference voltage, 1.190 V, the first comparator, CP1 output will cause a 50  $\Omega$  low side switch to be turned ON. It will pull down the voltage at pin 3 (LBO1) which has a hundreds kilo–Ohm of pull–high resistance. If the pin 2 voltage is higher than 1.190 V + 30 mV, the comparator output will cause the 50  $\Omega$  low side switch to be turned OFF, pin 3 will become high impedance, and its voltage will be pulled high. The second low-battery detector functions in the same manner, the second comparator, CP2 with a lower triggering reference point derived from the internal reference is used instead, typical 0.944 V. This configuration provides two levels of low battery warning to the target system.

## **APPLICATIONS INFORMATION**

#### **Output Voltage Setting**

The output voltage of the converter is determined by the external feedback network comprised of  $R_{FB1}$  and  $R_{FB2}$  and the relationship is given by:

$$V_{OUT} = 1.190 \text{ V} \times \left(1 + \frac{\text{RFB1}}{\text{RFB2}}\right)$$

where  $R_{FB1}$  and  $R_{FB2}$  are the upper and lower feedback resistors respectively.

#### Low Battery Detect Level Setting

The Low Battery Detect Voltages of the converter are determined by the external divider network comprised of  $R_{LB1}$  and  $R_{LB2}$  and the relationship is given by:

$$V_{LB1} = 1.190 V \times \left(1 + \frac{R_{LB1}}{R_{LB2}}\right)$$

where  $R_{LB1}$  and  $R_{LB2}$  are the upper and lower divider resistors respectively. By setting the  $V_{LB1}$ , the second low battery detection point,  $V_{LB2}$  will be fixed automatically.

#### **Inductor Selection**


The NCP1417 is tested to produce optimum performance with a 22  $\mu H$  inductor at  $V_{IN}$  = 3.0 V,  $V_{OUT}$  = 3.3 V supplying output current up to 200 mA. For other input/output requirements, inductance in the range 10 µH to 47 µH can be used according to end application specifications. Selecting an inductor is a compromise between output current capability and tolerable output voltage ripple. Of course, the first thing we need to obey is to keep the peak inductor current below its saturation limit at maximum current and the ILIM of the device. In NCP1417, ILIM is set at 1.0 A. As a rule of thumb, low inductance values supply higher output current, but also increase the ripple at output and reducing efficiency, on the other hand, high inductance values can improve output ripple and efficiency, however it also limit the output current capability at the same time. One other parameter of the inductor is its DC resistance, this resistance can introduce unwanted power loss and hence reduce overall efficiency, the basic rule is selecting an inductor with lowest DC resistance within the board space limitation of the end application.

#### **Capacitors Selection**

In all switching mode boost converter applications, both the input and output terminals sees impulsive voltage/current waveforms. The currents flowing into and out of the capacitors multiplying with the Equivalent Series Resistance (ESR) of the capacitor producing ripple voltage at the terminals. During the syn–rect switch off cycle, the charges stored in the output capacitor is used to sustain the output load current. Load current at this period and the ESR combined and reflected as ripple at the output terminal. For all cases, the lower the capacitor ESR, the lower the ripple voltage at output. As a general guide line, low ESR capacitors should be used. Ceramic capacitors have the lowest ESR, but low ESR tantalum capacitors can also be used as a cost effective substitute.

# Optional Startup Schottky Diode for Low Battery Voltage

In general operation, no external schottky diode is required, however, in case you are intended to operate the device close to 1.0 V level, a schottky diode connected between the LX and OUT pins as shown in Figure 27 can help during startup of the converter. The effect of the additional schottky is shown in Figure 8.





#### PCB Layout Recommendations

Good PCB layout plays an important role in switching mode power conversion. Careful PCB layout can help to minimize ground bounce, EMI noise and unwanted feedback that can affect the performance of the converter. Hints suggested in below can be used as a guide line in most situations.

#### Grounding

Star–ground connection should be used to connect the output power return ground, the input power return ground and the device power ground together at one point. All high current running paths must be thick enough for current flowing through and producing insignificant voltage drop along the path. Feedback signal path must be separated with the main current path and sensing directly at the anode of the output capacitor.

#### **Components Placement**

Power components, i.e. input capacitor, inductor and output capacitor, must be placed as close together as possible. All connecting traces must be short, direct and thick. High current flowing and switching paths must be kept away from the feedback (FB, pin 1) terminal to avoid unwanted injection of noise into the feedback path.

#### Feedback Network

Feedback of the output voltage must be a separate trace detached from the power path. External feedback network

must be placed very close to the feedback (FB, pin 1) pin and sensing the output voltage directly at the anode of the output capacitor.

## **TYPICAL APPLICATION CIRCUIT**




Figure 28. Typical Application Schematic for 2 Alkaline Cells Supply

## **GENERAL DESIGN PROCEDURES**

Switch mode converter design is considered as black magic to most engineers, some complicate empirical formulae are available for reference usage. Those formulae are derived from the assumption that the key components, i.e. power inductor and capacitors are available with no tolerance. Practically, its not true, the result is not a matter of how accurate the equations you are using to calculate the component values, the outcome is still somehow away from the optimum point. Following, is a simple method based on the most basic first order equations to estimate the inductor and capacitor values for NCP1417 operating in Continuous Conduction Mode. The component value set can be used as a starting point to fine tune the circuit operation. By all means, detail bench testing is needed to get the best performance out of the circuit.

Design Parameters:  $V_{IN} = 1.8 \text{ V to } 3.0 \text{ V}$ , Typical 2.4 V  $V_{OUT} = 3.3 \text{ V}$   $I_{OUT} = 150 \text{ mA} (200 \text{ mA max})$   $V_{LB1} = 2.3 \text{ V}$ ;  $V_{LB2} \approx 0.8 \text{ V}_{LB1} = 1.84 \text{ V}$  $V_{OUT-RIPPLE} = 40 \text{ mV}_{P-P}$  at  $I_{OUT} = 200 \text{ mA}$ 

Calculate the feedback network: Select  $R_{FB2} = 200 \text{ K}$ 

$$R_{FB1} = R_{FB2} \left( \frac{VOUT}{V_{REF}} - 1 \right)$$
$$R_{FB1} = 200 \text{ K} \left( \frac{3.3 \text{ V}}{1.19 \text{ V}} - 1 \right) = 355 \text{ K}$$

With the feedback resistor divider, additional small capacitor,  $C_{FB1}$  in parallel with  $R_{FB1}$  is required to ensure stability. The value can be in between 68 nF to 220 nF, the rule is to select the lowest capacitance to ensure stability. Also a small capacitor,  $C_{FB2}$  in parallel with  $R_{FB2}$  may also be needed to lower the feedback ripple hence improve output ripple and regulation. In this example, only  $C_{FB1}$  is used and the value is 150 nF.

Calculate the Low Battery Detect divider:

 $V_{LB1} = 2.3 V$ Select  $R_{LB2} = 330 K$ 

$$R_{LB1} = R_{LB2} \left( \frac{V_{LB1}}{V_{REF}} - 1 \right)$$
$$R_{LB1} = 330 \text{ K} \left( \frac{2.3 \text{ V}}{1.19 \text{ V}} - 1 \right) = 308 \text{ K}$$

Once the  $V_{LB1}$  is set, the next low battery detection point,  $V_{LB2}$  will be fixed automatically.

Determine the Steady State Duty Ratio, D for typical  $V_{IN}$ , operation will be optimized around this point:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1 - D}$$
$$D = 1 - \frac{V_{IN}}{V_{OUT}} = 1 - \frac{2.4 \text{ V}}{3.3 \text{ V}} = 0.273$$

Determine the average inductor current,  $I_{LAVG}$  at maximum  $I_{OUT}{\rm :}$ 

$$I_{LAVG} = \frac{I_{OUT}}{1 - D} = \frac{200 \text{ mA}}{1 - 0.273} = 275 \text{ mA}$$

Determine the peak inductor ripple current,  $I_{RIPPLE-P}$  and calculate the inductor value:

Assume  $I_{RIPPLE-P}$  is 25% of  $I_{LAVG}$ , the inductance of the power inductor can be calculated as follows:

$$I_{RIPPLE-P} = 0.25 \times 275 \text{ mA} = 68.8 \text{ mA}$$

$$L = \frac{V_{IN} \times t_{ON}}{2I_{RIPPLE-P}} = \frac{2.4 \text{ V} \times 1.4 \text{ }\mu\text{S}}{2(68.8 \text{ mA})} = 24.4 \text{ }\mu\text{H}$$

Standard value of 22  $\mu$ H is selected for initial trial.

Determine the output voltage ripple,  $V_{OUT-RIPPLE}$  and calculate the output capacitor value:

$$VOUT - RIPPLE = 40 \text{ mV}_{P-P} \text{ at } I_{OUT} = 200 \text{ mA}$$

$$C_{OUT} > \frac{I_{OUT} \times t_{ON}}{V_{OUT-RIPPLE} - I_{OUT} \times ESR_{COUT}}$$


where  $t_{ON}$  = 1.4 µS and ESR<sub>COUT</sub> = 0.15  $\Omega$ ,


$$C_{OUT} > \frac{200 \text{ mA} \times 1.4 \ \mu\text{S}}{40 \text{ mV} - 200 \text{ mA} \times 0.15 \ \Omega} = 28 \ \mu\text{F}$$

From above calculation, you need at least 28  $\mu$ F in order to achieve the specified ripple level at conditions stated. Practically, a one level larger capacitor will be used to accommodate factors not take into account in the calculation. So a capacitor value of 33  $\mu$ F is selected as initial trial.

## PACKAGE DIMENSIONS

Micro8 **DM SUFFIX** CASE 846A-02 ISSUE E





- NOTES:
   DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
   DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
   DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

|     | MILLIN   | IETERS | INCHES    |       |  |
|-----|----------|--------|-----------|-------|--|
| DIM | MIN      | MAX    | MIN       | MAX   |  |
| Α   | 2.90     | 3.10   | 0.114     | 0.122 |  |
| В   | 2.90     | 3.10   | 0.114     | 0.122 |  |
| C   |          | 1.10   |           | 0.043 |  |
| D   | 0.25     | 0.40   | 0.010     | 0.016 |  |
| G   | 0.65 BSC |        | 0.026 BSC |       |  |
| Н   | 0.05     | 0.15   | 0.002     | 0.006 |  |
| J   | 0.13     | 0.23   | 0.005     | 0.009 |  |
| K   | 4.75     | 5.05   | 0.187     | 0.199 |  |
| L   | 0.40     | 0.70   | 0.016     | 0.028 |  |

# <u>Notes</u>

# <u>Notes</u>

Micro8 is a trademark of International Rectifier

**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death wits such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.