

# DS90LV110AT 1 to 10 LVDS Data/Clock Distributor with Failsafe

#### **General Description**

DS90LV110A is a 1 to 10 data/clock distributor utilizing LVDS (Low Voltage Differential Signaling) technology for low power, high speed operation. Data paths are fully differential from input to output for low noise generation and low pulse width distortion. The design allows connection of 1 input to all 10 outputs. LVDS I/O enable high speed data transmission for point-to-point interconnects. This device can be used as a high speed differential 1 to 10 signal distribution / fanout replacing multi-drop bus applications for higher speed links with improved signal quality. It can also be used for clock distribution up to 200MHz.

The DS90LV110A accepts LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.


The LVDS outputs can be put into TRI-STATE by use of the enable pin.

For more details, please refer to the Application Information section of this datasheet.


#### **Features**

- Low jitter 400 Mbps fully differential data path
- 145 ps (typ) of pk-pk jitter with PRBS = 2<sup>23</sup>-1 data pattern at 400 Mbps
- Single +3.3 V Supply
- Balanced output impedance
- Output channel-to-channel skew is 35ps (typ)
- Differential output voltage ( $V_{OD}$ ) is 320mV (typ) with 100Ω termination load.
- LVDS receiver inputs accept LVPECL signals
- LVDS input failsafe
- Fast propagation delay of 2.8 ns (typ)
- Receiver open, shorted, and terminated input failsafe
- 28 lead TSSOP package
- Conforms to ANSI/TIA/EIA-644 LVDS standard

#### Connection Diagram



#### **Block Diagram**



# DS90LV110AT

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-0.3V to +4V
-0.3V to (V <sub>CC</sub> + 0.3V)
( 00 )
-0.3V to +4V
-0.3V to +4V
+150°C
–65°C to +150°C
+260°C
ion at 25°C
1.209 W
i

Package Derating	
28L TSSOP	9.67 mW/°C above +25°C
$\theta_{JA}$	
28L TSSOP	103.4 °C/Watt
ESD Rating:	
(HBM, 1.5kΩ, 100pF)	> 4 kV
(EIAJ, 0Ω, 200pF)	> 250 V

# Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage ( $V_{DD}$ - $V_{SS}$ )	3.0	3.3	3.6	V
Receiver Input Voltage	0		$V_{\text{DD}}$	V
Operating Free Air Temperature	-40	+25	+85	°C

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
LVCMOS/L	VTTL DC SPECIFICATIONS (EN)					
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>DD</sub>	V
VIL	Low Level Input Voltage		V <sub>SS</sub>		0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = 3.6V \text{ or } 2.0V; V_{DD} = 3.6V$		±7	±20	μA
I <sub>IL</sub>	Low Level Input Current	$V_{IN} = 0V \text{ or } 0.8V; V_{DD} = 3.6V$		±7	±20	μA
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA		-0.8	-1.5	V
LVDS OUT	PUT DC SPECIFICATIONS (OUT1, OU	T2, OUT3, OUT4, OUT5, OUT6, OUT7, O	OUT8, OU	T9, OUT1	0)	
V <sub>OD</sub>	Differential Output Voltage	$R_{L} = 100\Omega$	250	320	450	mV
		$R_{L} = 100\Omega, V_{DD} = 3.3V, T_{A} = 25^{\circ}C$	260	320	425	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between Complimentary	/ Output States			35	lmVl
V <sub>os</sub>	Offset Voltage (Note 3)		1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between Complimentary	/ Output States			35	lmVl
l <sub>oz</sub>	Output TRI-STATE Current	EN = 0V,		±1	±10	μA
		$V_{OUT} = V_{DD}$ or GND				
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{DD} = 0V$ ; $V_{OUT} = 3.6V$ or GND		±1	±10	μA
I <sub>SA</sub> ,I <sub>SB</sub>	Output Short Circuit Current	$V_{OUT+} OR V_{OUT-} = 0V \text{ or } V_{DD}$		12	24	lmAl
I <sub>SAB</sub>	Both Outputs Shorted (Note 4)	$V_{OUT+} = V_{OUT-}$		6	12	lmAl
LVDS REC	EIVER DC SPECIFICATIONS (IN)					
V <sub>TH</sub>	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } +1.2V \text{ or } +3.25V,$		0	+100	mV
V <sub>TL</sub>	Differential Input Low Threshold	$V_{DD} = 3.3V$	-100	0		mV
V <sub>CMR</sub>	Common Mode Voltage Range	$V_{ID} = 100 \text{mV}, V_{DD} = 3.3 \text{V}$	0.05		3.25	V
I <sub>IN</sub>	Input Current	$V_{IN} = +3.0V, V_{DD} = 3.6V \text{ or } 0V$		±1	±10	μA
		$V_{IN} = 0V, V_{DD} = 3.6V \text{ or } 0V$		±1	±10	μA

#### Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY CURRENT						
I <sub>CCD</sub>	Total Supply Current	$R_L = 100\Omega$ , $C_L = 5 \text{ pF}$ , 200 MHz,		125	160	mA
		EN = High				
		No Load, 200 MHz, EN = High		80	125	mA
I <sub>ccz</sub>	TRI-STATE Supply Current	EN = Low		15	29	mA

Note 1: "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All typical are given for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25  $^\circ\text{C},$  unless otherwise stated.

Note 3:  $V_{OS}$  is defined as  $(V_{OH} + V_{OL}) / 2$ .

Note 4: Only one output can be shorted at a time. Don't exceed the package absolute maximum rating.

# **AC Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
T <sub>LHT</sub>	Output Low-to-High Transition Time, 20% (Note 5)	to 80%, Figure 4		390	550	ps
T <sub>HLT</sub>	Output High-to-Low Transition Time, 80% (Note 5)	to 20%, <i>Figure 4</i>		390	550	ps
T <sub>DJ</sub>	LVDS Data Jitter, Deterministic (Peak-to-Peak)(Note 6)	$V_{ID} = 300 \text{mV}; \text{ PRBS}=2^{23}-1 \text{ data};$ $V_{CM} = 1.2 \text{V} \text{ at 400 Mbps (NRZ)}$		145		ps
T <sub>RJ</sub>	LVDS Clock Jitter, Random (Note 6)	V <sub>ID</sub> = 300mV; V <sub>CM</sub> = 1.2V at 200 MHz clock		2.8		ps
T <sub>PLHD</sub>	Propagation Low to High Delay, Figure 5		2.2	2.8	3.6	ns
T <sub>PHLD</sub>	Propagation High to Low Delay, Figure 5		2.2	2.8	3.9	ns
T <sub>SKEW</sub>	Pulse Skew IT <sub>PLHD</sub> - T <sub>PHLD</sub> I (Note 5)			20	340	ps
T <sub>CCS</sub>	Output Channel-to-Channel Skew, Figure 6 (Note 5)			35	91	ps
T <sub>PHZ</sub>	Disable Time (Active to TRI-STATE) High to Z, Figure 1			3.0	6.0	ns
T <sub>PLZ</sub>	Disable Time (Active to TRI-STATE) Low to Z, Figure 1			1.8	6.0	ns
T <sub>PZH</sub>	Enable Time (TRI-STATE to Active) Z to High, Figure 1			10.0	23.0	ns
T <sub>PZL</sub>	Enable Time (TRI-STATE to Active) Z to Low, Figure 1			7.0	23.0	ns

Note 5: The parameters are guaranteed by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage and temperature) range.

**Note 6:** The measurement used the following equipment and test setup: HP8133A pattern/pulse generator), 5 feet of RG-142 cable with DUT test board and HP83480A (digital scope mainframe) with HP83484A (50GHz scope module). The HP8133A with the RG-142 cable exhibit a  $T_{DJ}$  = 26ps and  $T_{RJ}$  = 1.3 ps

# AC Timing Diagrams





FIGURE 1. Output active to TRI-STATE and TRI-STATE to active output time



20098215






FIGURE 3. LVDS Output Load




FIGURE 4. LVDS Output Transition Time

DS90LV110AT

# AC Timing Diagrams (Continued)




FIGURE 5. Propagation Delay Low-to-High and High-to-Low




FIGURE 6. Output 1 to 10 Channel-to-Channel Skew

# DS90LV110A Pin Descriptions

		•	
Pin Name	# of Pin	Input/Output	Description
IN+	1	I	Non-inverting LVDS input
IN -	1	I	Inverting LVDS input
OUT+	10	0	Non-inverting LVDS Output
OUT -	10	0	Inverting LVDS Output
EN	1	I	This pin has an internal pull-down when left open. A logic low on the Enable puts all the LVDS outputs into TRI-STATE and reduces the supply current.
V <sub>SS</sub>	3	Р	Ground (all ground pins must be tied to the same supply)
V <sub>DD</sub>	2	Р	Power Supply (all power pins must be tied to the same supply)

#### Application Information

#### INPUT FAIL-SAFE

The receiver inputs of the DS90LV110A have internal failsafe biasing for short, open, and teminated input conditions.

#### LVDS INPUTS TERMINATION

The LVDS Receiver input must have a  $100\Omega$  termination resistor placed as close as possible across the input pins.

#### UNUSED CONTROL INPUTS

The EN control input pin has internal pull down device. If left open, the 10 outputs will default to TRI-STATE.

#### **EXPANDING THE NUMBER OF OUTPUT PORTS**

To expand the number of output ports, more than one DS90LV110A can be used. Total propagation delay through the devices should be considered to determine the maximum expansion. Adding more devices will increase the output jitter due to each pass.


#### PCB LAYOUT AND POWER SYSTEM BYPASS

Circuit board layout and stack-up for the DS90LV110A should be designed to provide noise-free power to the device. Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequen-

cies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range 0.01  $\mu$ F to 0.1  $\mu$ F. Tantalum capacitors may be in the range 2.2  $\mu$ F to 10  $\mu$ F. Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the DS90LV110A as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components.

The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity on signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line or the thickness of the dielectric separating the transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.

There are more common practices which should be followed when designing PCBs for LVDS signaling. Please see Application Note: AN-1108 for additional information.




For applications operating at data rate greater than 400Mbps, a point-to-point distribution application should be used. This improves signal quality compared to multi-drop applications due to no stub PCB trace loading. The only load is a receiver at the far end of the transmission line. Point-to-point distribution applications will have a wider LVDS bus lines, but data rate can increase well above 400Mbps due to the improved signal quality.




# **Typical Performance Characteristics**

Output Voltage (V\_{OD}) vs. Resistive Load (R\_L)



Peak-to-Peak Output Jitter at  $V_{CM}$  = +0.4V vs. VID



Peak-to-Peak Output Jitter at  $V_{CM}$  = +2.9V vs. VID

