

## DS78LS120 Dual Differential Line Receiver (Noise Filtering and Fail-Safe)

## **General Description**

The DS78LS120 is a high performance, dual differential, TTL compatible line receiver for both balanced and unbalanced digital data transmission. The inputs are compatible with EIA, Federal and MIL standards.

The line receiver will discriminate a  $\pm 200$  mV input signal over a common-mode range of  $\pm 10V$  and a  $\pm 300$  mV signal over a range of  $\pm 15V$ .


Circuit features include hysteresis and response control for applications where controlled rise and fall times and/or high frequency noise rejection are desirable. Threshold offset control is provided for fail-safe detection, should the input be open or short. Each receiver includes an optional  $180\Omega$  terminating resistor and the output gate contains a logic strobe for time discrimination. The DS78LS120 is specified over a  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range.

Input specifications meet or exceed those of the popular DS7820 line receiver.

### **Features**

- Meets EIA standards RS232-C, RS422 and RS423, Federal Standards 1020, 1030 and MIL-188-114
- Input voltage range of ±15V (differential or common-mode)
- Separate strobe input for each receiver
- 5k typical input impedance
- Optional 180Ω termination resistor
- 50mV input hysteresis
- 200mV input threshold
- Separate fail-safe mode

## **Connection Diagram**



## Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

7V
±25V
7V
50 mA
–65°C to +150°C
1433 mV

Lead Temperature (Soldering, 4 sec)

260°C

## **Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
Temperature (T <sub>A</sub> )	-55	+125	°C
Common-Mode Voltage ( $V_{CM}$ )	-15	+15	V

## Electrical Characteristics (Notes 3, 4)

Symbol	Parameter Conditions			Min	Тур	Max	Units
V <sub>TH</sub>	Differential Threshold Voltage	$I_{OUT} = -400 \ \mu A, \ V_{OUT} \ge 2.5 V$	$-7V \le V_{CM} \le 7V$		0.06	0.2	V
			$-15 \le V_{CM} \le 15V$		0.06	0.3	V
V <sub>TL</sub>	Differential Threshold Voltage	$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-7V \le V_{CM} \le 7V$		-0.08	-0.2	V
			$-15V \le V_{CM} \le$		-0.08	-0.3	V
			15V				
$V_{TH}$	Differential Threshold Voltage	$I_{OUT}=-400~\mu A,~V_{OUT}\geq 2.5 V$	$-7V \le V_{CM} \le 7V$		0.47	0.7	V
$V_{TL}$	with Fail-Safe Offset = 5V	$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V}$	$-7V \le V_{CM} \le 7V$	-0.2	-0.42		V
R <sub>IN</sub>	Input Resistance	$-15V \le V_{CM} \le 15V, 0V \le V_{CC} \le 7V$			5		kΩ
R <sub>T</sub>	Line Termination Resistance	$T_A = 25^{\circ}C$		100	180	300	Ω
Ro	Offset Control Resistance	$T_A = 25^{\circ}C$			56	70	kΩ
I <sub>IND</sub>	Data Input Current (Unterminated)	$V_{CM} = 10V$			2	3.1	mA
		$V_{CM} = 0V$	$0V \le V_{CC} \le 7V$		0	-0.5	mA
		$V_{CM} = -10V$			-2	-3.1	mA
V <sub>THB</sub>	Input Balance	$I_{OUT} = -400 \ \mu A, \ V_{OUT} \ge 2.5 V,$	$-7V \le V_{CM} 7V$		0.1	0.4	V
	(Note 6)	R <sub>S</sub> = 500Ω					
		$I_{OUT} = 4 \text{ mA}, V_{OUT} \le 0.5 \text{V},$	$-7V \le V_{CM} \le 7V$		-0.1	-0.4	V
		R <sub>S</sub> = 500Ω					
V <sub>OH</sub>	Logical "1" Output Voltage	$I_{OUT} = -400 \ \mu A, \ V_{DIFF} = 1V, \ V_{CC} = 1V$	= 4.5V	2.5	3		V
V <sub>OL</sub>	Logical "0" Output Voltage	$I_{OUT} = 4 \text{ mA}, V_{DIFF} = -1V, V_{CC} = 4.5V$			0.35	0.5	V
I <sub>cc</sub>	Power Supply Current	$V_{\rm CC} = 5.5 V$	V <sub>CM</sub> = 15V		10	16	mA
		$V_{DIFF} = -0.5V$ , (Both Receivers)	$V_{CM} = -15V$		10	16	mA
I <sub>IN (1)</sub>	Logical "1" Strobe Input Current	$V_{\text{STROBE}} = 5.5 \text{V}, V_{\text{DIFF}} = 3 \text{V}$			1	100	μA
I <sub>IN (0)</sub>	Logical "0" Strobe Input Current	$V_{\text{STROBE}} = 0V, V_{\text{DIFF}} = -3V$			-290	-400	μA
V <sub>IH</sub>	Logical "1" Strobe Input Voltage	$V_{OL} \leq 0.5$ , $I_{OUT} = 4mA$			1.12		V
V <sub>IL</sub>	Logical "0" Strobe Input Voltage	$V_{OH} \ge 2.5V, I_{OUT}, = -400 \ \mu A$			1.12	0.8	V
l <sub>os</sub>	Output Short-Circuit Current	$V_{OUT} = 0V, V_{CC} = 5.5V, V_{STROBE} = 0V, (Note 5)$			-100	-170	mA

Note 1: Derate cavity package 9.6 mW/°C above 25°C.

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 3: Unless otherwise specified min/max limits apply across the  $-55^{\circ}C$  to  $+125^{\circ}C$  temperature range for the DS78LS120. All typical values are for T<sub>A</sub> = 25^{\circ}C, V<sub>CC</sub> = 5V and V<sub>CM</sub> = 0V.

Note 4: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

**Note 5:** Only one output at a time should be shorted.

**Note 6:** Refer to EIA-RS422 for exact conditions.


# DS78LS120

## **Switching Characteristics**


$V_{\rm CC} = 5V$	$V, T_{A} = 25 \text{ G}$					
Symbol	Parameter	Conditions	Min	Тур	Мах	Units
t <sub>pd0(D)</sub>	Differential Input to "0" Output			38	60	ns
t <sub>pd1(D)</sub>	Differential Input to "1" Output	Response Pin Open, $C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$		38	60	ns
t <sub>pd0(S)</sub>	Strobe Input to "0" Output			16	25	ns
t <sub>pd1(S)</sub>	Strobe Input to "1" Output			12	25	ns

## AC Test Circuit and Switching Time Waveforms

## Differential and Strobe Input Signal




Includes probe and test fixture capacitance




Note: Optimum switching response is obtained by minimizing stray capacitance on Response Control pin (no external connection).

## **Application Hints**



## Application Hints (Continued)



#### **RESPONSE CONTROL AND HYSTERESIS**

In unbalanced (RS-232/RS-423) applications it is recommended that the rise time and fall time of the line driver be controlled to reduce cross-talk. Elimination of switching noise is accomplished in the DS78LS120 by the 50 mV of hysteresis incorporated in the output gate. This eliminates the oscillations which may appear in a line receiver due to the input signal slowly varying about the threshold level for extended periods of time.

High frequency noise which is superimposed on the input signal which may exceed 50 mV can be reduced in amplitude by filtering the device input. On the DS78LS120, a high impedance response control pin in the input amplifier is available to filter the input signal without affecting the termination impedance of the transmission line. Noise pulse width rejection vs the value of the response control capacitor is shown in *Figure 1* and *Figure 2*. This combination of filters followed by hysteresis will optimize performance in a worse case noise environment.





FIGURE 1. Noise Pulse Width vs Response Control Capacitor



**OUTPUT VOLTAGE** 

۷nı

00749907

ОЛТРИТ

00749908

VIL VT VIH

INPUT VOLTAGE

1/2 DS78LS120 LINE RECEIVER

Logic Level Translator

#### LINE DRIVERS

ECL GATE

ECL THRESHOLD C

Line drivers which will interface with the DS78LS120 are listed below.

#### **Balanced Drivers**

DS26LS31: Quad RS-422 Line Driver, Dual CMOS

DS7830, DS8830: Dual TTL

0

0

DS7831, DS8831: Dual TRI-STATE TTL

DS7832, DS8832: Dual TRI-STATE TTL


DS1691A, DS3691: Quad RS-423/Dual RS-422 TTL DS1692, DS3692: Quad RS-423/Dual TRI-STATE RS-422 TTI

DS3487: Quad TRI-STATE RS-422

#### **Unbalanced Drivers**

DS1488: Quad RS-232 DS75150: Dual RS-232

## Application Hints (Continued)



#### FIGURE 2.

#### TRANSMISSION LINE TERMINATION

On a transmission line which is electrically long, it is advisable to terminate the line in its characteristic impedance to prevent signal reflection and its associated noise/cross-talk. A 180 $\Omega$  termination resistor is provided in the DS78LS120 line receiver. To use the termination resistor, connect pins 2 and 3 together and pins 13 and 14 together. The 180 $\Omega$  resistor provides a good compromise between line reflections, power dissipation in the driver, and IR drop in the transmission line. If power dissipation and IR drop are still a concern, a capacitor may be connected in series with the resistor to minimize power loss.

The value of the capacitor is recommended to be the line length (time) divided by 3 times the resistor value. Example: if the transmission line is 1,000 feet long, (approximately 1000 ns), and the termination resistor value is 180 $\Omega$ , the capacitor value should be 1852 pF. For additional application details, refer to application notes AN-22 and AN-108.

#### FAIL-SAFE OPERATION

Communication systems require elements of a system to detect the presence of signals in the transmission lines, and it is desirable to have the system shut-down in a fail-safe mode if the transmission line is open or shorted. To facilitate the detection of input opens or shorts, the DS78LS120 incorporates an input threshold voltage offset. This feature will force the line receiver to a specific logic state if presence of either fault is a condition.


Given that the receiver input threshold is ±200 mV, an input signal greater than ±200 mV insures the receiver will be in a specific logic state. When the offset control input (pins 1 and 15) is connected to  $V_{\rm CC}$  = 5V, the input thresholds are offset from 200 mV to 700 mV, referred to the non-inverting input, or -200 mV to -700 mV, referred to the inverting input. Therefore, if the input is open or shorted, the input will be greater than the input threshold and the receiver will remain in a specified logic state.

The input circuit of the receiver consists of a 5k resistor terminated to ground through 120 $\Omega$  on both inputs. This network acts as an attenuator, and permits operation with common-mode input voltages greater than ±15V. The offset control input is actually another input to the attenuator, but its resistor value is 56k. The offset control input is connected to the inverting input side of the attenuator, and the input voltage to the amplifier is the sum of the inverting input plus 0.09 times the voltage on the offset control input. When the offset control input is connected to 5V the input amplifier will see V<sub>IN(INVERTING)</sub> +0.45V or V<sub>IN(INVERTING)</sub> +0.9V when the control input is connected to 10V. The offset control input will not significantly affect the differential performance of the receiver over its common-mode operating range, and will not change the input impedance balance of the receiver.

It is recommended that the receiver be terminated (500 $\Omega$  or less) to insure it will detect an open circuit in the presence of noise.


The offset control can be used to insure fail-safe operation for unbalanced interface (RS-423) or for balanced interface (RS-422) operation.

For unbalanced operation, the receiver would be in an indeterminate logic state if the offset control input was open. Connecting the fail-safe offset pin to 5V, offsets the receiver threshold to 0.45V. The output is forced to a logic zero state if the input is open or shorted.



#### Unbalanced RS-423 and RS-232 Fail-Safe





For balanced operation with inputs open or shorted, receiver C will be in an indeterminate logic state. Receivers A and B will be in a logic zero state allowing the NOR gate to detect the open or short condition. The strobe will disable receivers A and B and may therefore be used to sample the fail-safe detector. Another method of fail-safe detection consists of filtering the output of NOR gate D so it would not indicate a fault condition when receiver inputs pass through the threshold region, generating an output transient.


In a communications system, only the control signals are required to detect input fault conditions. Advantages of a balanced data transmission system over an unbalanced transmission system are:

- 1. High noise immunity
- 2. High data ratio
- 3. Long line lengths

## Truth Table


Input	Strobe	A-Out	B-Out	C-Out	D-Out
0	1	0	1	0	0
1	1	1	0	1	0
х	1	0	0	х	1
0	0	1	1	0	0
1	0	1	1	0	0
Х	0	1	1	0	0

## Schematic Diagram



00749902

DS78LS120



Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

National Semiconductor

Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560