## DS25MB200

Dual 2.5 Gb/s 1:2 Mux/Buffer with Input Equalization and Output Pre-Emphasis

## General Description

The DS25MB200 is a dual signal conditioning $2: 1$ multiplexer and 1:2 fan-out buffer designed for use in backplane redundancy applications. Signal conditioning features include input equalization and programmable output preemphasis that enable data communication in FR4 backplanes up to $2.5 \mathrm{~Gb} / \mathrm{s}$. Each input stage has a fixed equalizer to reduce ISI distortion from board traces. All output drivers have 4 selectable steps of pre-emphasis to compensate for transmission losses from long FR4 backplanes and reduce deterministic jitter. The pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switchside output enable at-speed system testing. All receiver inputs and driver outputs are internally terminated with $100 \Omega$ differential terminating resistors.

Features

- Dual 2:1 multiplexer and 1:2 buffer
- 0.8-2.5 Gbps fully differential data paths
- Fixed input equalization
- Programmable output pre-emphasis
- Independent switch and line side pre-emphasis controls
- Programmable switch-side loopback modes
- On-chip terminations
- HBM ESD rating 6 kV on all pins
- +3.3V supply
- Low power, 1W max

■ Lead-less LLP-48 package ( $7 \mathrm{~mm} \times 7 \mathrm{~mm} \times 0.8 \mathrm{~mm}$, 0.5 mm pitch)

- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range


## Functional Block Diagram




Connection Diagram


## Pin Descriptions

| Pin Name | Pin Number | I/O | Description |
| :---: | :---: | :---: | :---: |
| LINE SIDE HIGH SPEED DIFFERENTIAL IO's |  |  |  |
| $\begin{aligned} & \text { LI_0+ } \\ & \text { LI_0- } \end{aligned}$ | $\begin{aligned} & 6 \\ & 7 \end{aligned}$ | 1 | Inverting and non-inverting differential inputs of port_0 at the line side. LI_0+ and LI_0have an internal $50 \Omega$ connected to an internal reference voltage. |
| $\begin{aligned} & \text { LO_0+ } \\ & \text { LO_0- } \end{aligned}$ | $\begin{aligned} & \hline 33 \\ & 34 \end{aligned}$ | 0 | Inverting and non-inverting differential outputs of port_0 at the line side. LO_0+ and LO_0have an internal $50 \Omega$ connected to $\mathrm{V}_{\mathrm{Cc}}$. |
| $\begin{aligned} & \text { LI_1+ } \\ & \text { LI_1- } \end{aligned}$ | $\begin{aligned} & 30 \\ & 31 \\ & \hline \end{aligned}$ | 1 | Inverting and non-inverting differential inputs of port_1 at the line side. LI_1+ and LI_1have an internal $50 \Omega$ connected to an internal reference voltage. |
| $\begin{aligned} & \text { LO_1+ } \\ & \text { LO_1- } \end{aligned}$ | $\begin{gathered} 9 \\ 10 \end{gathered}$ | 0 | Inverting and non-inverting differential outputs of port_1 at the line side. LO_1+ and LO_1have an internal $50 \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}$. |
| SWITCH SIDE HIGH SPEED DIFFERENTIAL IO's |  |  |  |
| $\begin{aligned} & \text { SOA_0+ } \\ & \text { SOA_0- } \end{aligned}$ | $\begin{aligned} & 46 \\ & 45 \end{aligned}$ | $\bigcirc$ | Inverting and non-inverting differential outputs of mux_0 at the switch_A side. SOA_0+ and SOA_0- have an internal $50 \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}$. |
| $\begin{aligned} & \text { SOB_0+ } \\ & \text { SOB_0- } \end{aligned}$ | $\begin{aligned} & 4 \\ & 3 \end{aligned}$ | 0 | Inverting and non-inverting differential outputs of mux_0 at the switch_B side. SOB_0+ and SOB_0- have an internal $50 \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}$. |
| SIA_0+ SIA_0- | $\begin{aligned} & 40 \\ & 39 \end{aligned}$ | 1 | Inverting and non-inverting differential inputs to the mux_0 at the switch_A side. SIA_0+ and SIA_0- have an internal $50 \Omega$ connected to an internal reference voltage. |
| $\begin{aligned} & \text { SIB_0+ } \\ & \text { SIB_0- } \end{aligned}$ | $\begin{aligned} & 43 \\ & 42 \end{aligned}$ | 1 | Inverting and non-inverting differential inputs to the mux_0 at the switch_B side. SIB_0+ and SIB_0- have an internal $50 \Omega$ connected to an internal reference voltage. |
| $\begin{aligned} & \text { SOA_1+ } \\ & \text { SOA_1- } \end{aligned}$ | $\begin{aligned} & 22 \\ & 21 \end{aligned}$ | 0 | Inverting and non-inverting differential outputs of mux_1 at the switch_A side. SOA_1+ and SOA_1- have an internal $50 \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}$. |
| $\begin{aligned} & \hline \text { SOB_1+ } \\ & \text { SOB_1- } \end{aligned}$ | $\begin{aligned} & 28 \\ & 27 \\ & \hline \end{aligned}$ | 0 | Inverting and non-inverting differential outputs of mux_1 at the switch_B side. SOB_1+ and SOB_1- have an internal $50 \Omega$ connected to $\mathrm{V}_{\mathrm{CC}}$. |
| $\begin{aligned} & \hline \text { SIA_1+ } \\ & \text { SIA_1- } \end{aligned}$ | $\begin{aligned} & 16 \\ & 15 \end{aligned}$ | 1 | Inverting and non-inverting differential inputs to the mux_1 at the switch_A side. SIA_1+ and SIA_1- have an internal $50 \Omega$ connected to an internal reference voltage. |
| $\begin{aligned} & \hline \text { SIB_1+ } \\ & \text { SIB_1- } \end{aligned}$ | $\begin{aligned} & 19 \\ & 18 \end{aligned}$ | 1 | Inverting and non-inverting differential inputs to the mux_1 at the switch_B side. SIB_1+ and SIB_1- have an internal $50 \Omega$ connected to an internal reference voltage. |
| CONTROL (3.3V LVCMOS) |  |  |  |
| MUX_S0 | 37 | 1 | A logic low at MUX_S0 selects mux_0 to switch B. MUX_S0 is internally pulled high. Default state for mux_0 is switch A. |
| MUX_S1 | 13 |  | A logic low at MUX_S1 selects mux_1 to switch B. MUX_S0 is internally pulled high. Default state for mux_1 is switch A. |
| $\begin{aligned} & \text { PREL_0 } \\ & \text { PREL_1 } \end{aligned}$ | $\begin{gathered} 12 \\ 1 \end{gathered}$ | 1 | PREL_0 and PREL_1 select the output pre-emphasis of the line side drivers (LO_0 $\pm$ and LO_1 $\pm$ ). PREL_0 and PREL_1 are internally pulled high. See Table 3 for line side pre-emphasis levels. |
| PRES_0 PRES_1 | $\begin{aligned} & 36 \\ & 25 \end{aligned}$ | I | PRES_0 and PRES_1 select the output pre-emphasis of the switch side drivers (SOA_0 $\pm$, SOB_0 $\pm$, SOA_1 $\pm$ and SOB_1 $\pm$ ). PRES_0 and PRES_1 are internally pulled high. See Table 4 for switch side pre-emphasis levels. |
| LB0A | 47 | 1 | A logic low at LBOA enables the internal loopback path from SIA_0 $\pm$ to SOA_0 $\pm$. LBOA is internally pulled high. |
| LBOB | 48 | 1 | A logic low at LBOB enables the internal loopback path from SIB_0 $\pm$ to SOB_0 $\pm$. LBOB is internally pulled high. |
| LB1A | 23 | 1 | A logic low at LB1A enables the internal loopback path from SIA_1 $\pm$ to SOA_1 $\pm$. LB1A is internally pulled high. |
| LB1B | 24 | 1 | A logic low at LB1B enables the internal loopback path from SIB_1 $\pm$ to SOB_1 $\pm$. LB1B is internally pulled high. |
| RSV | 26 | 1 | Reserve pin to support factory testing. This pin can be left open, or tied to GND, or tied to GND through an external pull-down resistor. |

# Pin Descriptions 

(Continued)

| Pin Name | Pin <br> Number | I/O | Description |
| :---: | :---: | :---: | :---: |
| POWER |  |  |  |
| $\mathrm{V}_{\mathrm{cc}}$ | $\begin{gathered} \hline 2,8,14, \\ 20,29,35, \\ 38,44 \end{gathered}$ | P | $V_{c c}=3.3 V \pm 5 \%$. <br> Each $\mathrm{V}_{\mathrm{cc}}$ pin should be connected to the $\mathrm{V}_{\mathrm{Cc}}$ plane through a low inductance path, typically with a via located as close as possible to the landing pad of the $\mathrm{V}_{\mathrm{cc}}$ pin. It is recommended to have a $0.01 \mu \mathrm{~F}$ or $0.1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}$, size- 0402 bypass capacitor from each $\mathrm{V}_{\mathrm{CC}}$ pin to ground plane. |
| GND | $\begin{gathered} 5,11,17, \\ 32,41 \end{gathered}$ | P | Ground reference. Each ground pin should be connected to the ground plane through a low inductance path, typically with a via located as close as possible to the landing pad of the GND pin. |
| GND | DAP | P | Die Attach Pad (DAP) is the metal contact at the bottom side, located at the center of the LLP-48 package. It should be connected to the GND plane with at least 4 via to lower the ground impedance and improve the thermal performance of the package. |

## Functional Description

The DS25MB200 is a signal conditioning $2: 1$ multiplexer and a 1:2 buffer designed to support port redundancy up to 2.5 $\mathrm{Gb} / \mathrm{s}$. Each input stage has a fixed equalizer that provides equalization to compensate about 5 dB of transmission loss from a short backplane trace (about 10 inches backplane). The output driver has pre-emphasis (driver-side equalization) to compensate the transmission loss of the backplane that it is driving. The driver conditions the output signal such that the lower frequency and higher frequency pulses reach approximately the same amplitude at the end of the backplane, and minimize the deterministic jitter caused by the
amplitude disparity. The DS25MB200 provides 4 steps of user-selectable pre-emphasis ranging from $0,-3,-6$ and -9 dB to handle different lengths of backplane. Figure 1 shows a driver pre-emphasis waveform. The pre-emphasis duration is 188 ps nominal, corresponds to 0.47 bit-width at $2.5 \mathrm{~Gb} / \mathrm{s}$. The pre-emphasis levels of switch-side and line-side can be individually programmed.
The high speed inputs are self-biased to about 1.5 V and are designed for AC coupling. The inputs are compatible to most AC coupling differential signals such as LVDS, LVPECL and CML.

TABLE 1. LOGIC TABLE FOR MULTIPLEX CONTROLS

| MUX_S0 | Mux Function |
| :--- | :--- |
| 0 | MUX_0 select switch_B input, SIB_0 $\pm$. |
| 1 (default) | MUX_0 select switch_A input, SIA_0 $\pm$. |
| MUX_S1 | Mux Function |
| 0 | MUX_1 select switch_B input, SIB_1 $\pm$. |
| 1 (default) | MUX_1 select switch_A input, SIA_0 $\pm$. |

TABLE 2. LOGIC TABLE FOR LOOPBACK CONTROLS

| LB0A | Loopback Function |
| :--- | :--- |
| 0 | Enable loopback from SIA_0 $\pm$ to SOA_0 $\pm$. |
| 1 (default) | Normal mode. Loopback disabled. |
| LB0B | Loopback Function |
| 0 | Enable loopback from SIB_0 $\pm$ to SOB_0 $\pm$. |
| 1 (default) | Normal mode. Loopback disabled. |
| LB1A | Loopback Function |
| 0 | Enable loopback from SIA_1 $\pm$ to SOA_1 $\pm$. |
| 1 (default) | Normal mode. Loopback disabled. |
| LB1B | Loopback Function |
| 0 | Enable loopback from SIB_1 $\pm$ to SOB_1 $\pm$. |
| 1 (default) | Normal mode. Loopback disabled. |

Functional Description (Continued)
TABLE 3. LINE-SIDE PRE-EMPHASIS CONTROLS

| PreL_[1:0] | Pre-Emphasis Level in <br> mV <br> (VODB) | De-Emphasis Level <br> in $\mathbf{m V}_{\mathbf{P P}}$ <br> (VODPE) | Pre-Emphasis in dB <br> (VODPE/VODB) | Typical FR4 board <br> trace |
| :--- | :--- | :--- | :--- | :--- |
| 00 | 1200 | 1200 | 0 | 10 inches |
| 01 | 1200 | 849.53 | -3 | 20 inches |
| 10 | 1200 | 600 | -6 | 30 inches |
| 11 (default) | 1200 | 425.78 | -9 | 40 inches |

TABLE 4. SWITCH-SIDE PRE-EMPHASIS CONTROLS

| PreS_[1:0] | Pre-Emphasis Level in <br> mV <br> (VPD <br> (VODB) | De-Emphasis Level <br> in $\mathbf{m V}_{\mathbf{P P}}$ <br> (VODPE) | Pre-Emphasis in dB <br> (VODPE/VODB) | Typical FR4 board <br> trace |
| :--- | :--- | :--- | :--- | :--- |
| 00 | 1200 | 1200 | 0 | 10 inches |
| 01 | 1200 | 849.53 | -3 | 20 inches |
| 10 | 1200 | 600 | -6 | 30 inches |
| 11 (default) | 1200 | 425.78 | -9 | 40 inches |



FIGURE 1. Driver Pre-Emphasis Differential Waveform (showing all 4 pre-emphasis steps)

Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | -0.3 V to 4 V |
| :--- | ---: |
| CMOS/TTL Input Voltage | -0.3 V to |
|  | $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| CML Input/Output Voltage | -0.3 V to |
|  | $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| $\quad$ Soldering, 4 sec | $+260^{\circ} \mathrm{C}$ |
| Thermal Resistance, $\theta_{\mathrm{JA}}$ | $33.7^{\circ} \mathrm{C} / \mathrm{W}$ |


| Thermal Resistance, $\theta_{\mathrm{JC} \text {-top }}$ | $20.7^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | ---: |
| Thermal Resistance, $\theta_{\mathrm{JC} \text {-bottom }}$ | $5.8^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, $\Phi_{\mathrm{JB}}$ | $18.2^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD Rating HBM, $1.5 \mathrm{k} \Omega, 100 \mathrm{pF}$ | 6 kV |

Recommended Operating Ratings

|  | Min | Typ | Max | Units |
| :--- | ---: | :---: | :---: | :---: |
| Supply Voltage (V $\left.\mathrm{V}_{\mathrm{CC}}-\mathrm{GND}\right)$ | 3.135 | 3.3 | 3.465 | V |
| Supply Noise Amplitude |  |  | 50 | mV PP |
| $\quad 10 \mathrm{~Hz}$ to 2 GHz |  |  |  |  |
| Ambient Temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Case Temperature |  |  | 100 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol | Parameter | Conditions | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 2) } \end{aligned}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVCMOS DC SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage |  | 2.0 |  | $\begin{gathered} \hline \mathrm{V}_{\mathrm{cc}} \\ +0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage |  | -0.3 |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High Level Input Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LL}}$ | Low Level Input Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ | 75 | 94 | 124 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {PU }}$ | Pull-High Resistance |  |  | 35 |  | $\mathrm{k} \Omega$ |
| RECEIVER SPECIFICATIONS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ID }}$ | Differential Input Voltage Range | AC Coupled Differential Signal Below $1.25 \mathrm{~Gb} / \mathrm{s}$ <br> Above 1.25 Gbps <br> Measured at input pins. | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 1750 \\ & 1560 \end{aligned}$ | $\begin{aligned} & m V_{P-P} \\ & m V_{P-P} \end{aligned}$ |
| $\mathrm{V}_{\text {ICM }}$ | Common Mode Voltage at Receiver Inputs | Measured at receiver inputs reference to ground. |  | 1.5 |  | V |
| $\mathrm{R}_{\text {ITD }}$ | Input Differential Termination | On-chip differential termination between $\mathrm{IN}+$ or IN -. | 84 | 100 | 116 | $\Omega$ |
| $\mathrm{R}_{\text {ITSE }}$ | Input Termination (single-end) | On-chip termination IN+ or IN- to GND for frequency > 100 MHz . |  | 50 |  | $\Omega$ |
| DRIVER SPECIFICATIONS |  |  |  |  |  |  |
| VODB | Output Differential Voltage Swing without Pre-Emphasis | $\mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%$ <br> PRES_1=PRES_0=0 <br> PREL_1=PREL_0=0 <br> Driver pre-emphasis disabled. <br> Running K28.7 pattern at 2.5 Gbps. <br> See Figure 5 for test circuit. | 1000 | 1200 | 1400 | $m V_{\text {P-P }}$ |

Electrical Characteristics (Continued)
Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol |
| :--- |
| Parameter | Conditions | Min | Typ <br> $($ Note 2) | Max | Units |
| :---: | :---: | :---: | :---: | :---: |


| $V_{\text {PE }}$ | Output Pre-Emphasis <br> Voltage Ratio <br> $20^{*}$ log(VODPE/VODB) | $R_{\mathrm{L}}=100 \Omega \pm 1 \%$ <br> Running K28.7 pattern at 2.5 Gbps <br> PREx_[1:0]=00 <br> PREx[1:0]=01 <br> PREx[1:0]=10 <br> PREx[1:0]=11 <br> x=S for switch side pre-emphasis control <br> x=L for line side pre-emphasis control <br> See Figure 1 on waveform. <br> See Figure 5 for test circuit. |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER DISSIPATION

| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | $\mathrm{V}_{\mathrm{DD}}=3.465 \mathrm{~V}$ <br> All outputs terminated by $100 \Omega \pm 1 \%$. <br> PREL_[1:0]=0, PRES_[1:0]=0 <br> Running PRBS 2 -1 pattern at 2.5 Gbps |  | 1 | W |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |

## AC CHARACTERISTICS



## Electrical Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

| Symbol | Parameter | Conditions | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 2) } \end{aligned}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{t}_{\text {Sm }}$ | Mux Switch Time | Measured from $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ of the mux-control or loopback control to $50 \%$ of the valid differential output. |  | 1.8 | 6 | ns |
| RJ | Device Random Jitter (Note 5) | See Figure 5 for test circuit. <br> Alternating-1-0 pattern. <br> Pre-emphasis disabled. <br> At 1.25 Gbps <br> At 2.5 Gbps |  |  | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | psrms psrms |
| DJ | Device Deterministic Jitter (Note 6) | See Figure 5 for test circuit. <br> Pre-emphasis disabled. <br> Between 0.8 and 2.5 Gbps with PRBS7 pattern for DS25MB200 @ $0^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ |  |  | 30 | Pspp |
| $\mathrm{DR}_{\text {MAX }}$ | Maximum Data Rate | Tested with alternating-1-0 pattern | 2.5 |  |  | Gbps |

Note 1: "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits

Note 2: Typical parameters measured at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. They are for reference purposes and are not production-tested.
Note 3: $\operatorname{IN}+$ and $I N$ - are generic names refer to one of the many pairs of complimentary inputs of the DS25MB200. OUT+ and OUT- are generic names refer to one of the many pairs of the complimentary outputs of the DS25MB200. Differential input voltage $\mathrm{V}_{\text {ID }}$ is defined as IIN+-IN-I. Differential output voltage $\mathrm{V}_{\mathrm{OD}}$ is defined as IOUT+-OUT-I.

Note 4: K28.7 pattern is a 10-bit repeating pattern of K28.7 code group \{001111 1000\}
K28.5 pattern is a 20-bit repeating pattern of +K28.5 and -K28.5 code groups $\{1100000101001111$ 1010 $\}$
Note 5: Device output random jitter is a measurement of the random jitter contribution from the device. It is derived by the equation sqrt( $R J_{O U T}{ }^{2}-R J_{I N}{ }^{2}$ ), where $R J_{\text {OUt }}$ is the total random jitter measured at the output of the device in psrms, $R J_{I N}$ is the random jitter of the pattern generator driving the device
Note 6: Device output deterministic jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation ( $D J_{O U T}-D J_{I N}$ ), where DJout is the total peak-to-peak deterministic jitter measured at the output of the device in pspp, $\mathrm{D}_{\mathrm{IN}}$ is the peak-to-peak deterministic jitter of the pattern generator driving the device.

Note 7: $\mathrm{t}_{\mathrm{sko}}$ is the magnitude difference in the propagation delays among data paths between switch A and switch B of the same port and similar data paths between port 0 and port 1 . An example is the output skew among data paths from SIA $0 \pm$ to LO_0 $\pm$, SIB $0 \pm$ to LO_ $0 \pm$, SIA_ $1 \pm$ to LO_1 $1 \pm$ and SIB $1 \pm$ to LO_ $1 \pm$. Another example is the output skew among data paths from $\mathrm{LI} \_0 \pm$ to SOA $_{-} 0 \pm, \mathrm{LI} \_0 \pm$ to SOB_ $0 \pm, \mathrm{LI} \_1 \pm$ to SOA $\_1 \pm$ and $\mathrm{LI} \_1 \pm$ to SOB_1 $\pm$. tsKo also refers to the delay skew of the loopback paths of the same port and between similar data paths between port 0 and port 1. An example is the output skew among data paths SIA $\_0 \pm$ to SOA_0 $\pm$, SIB_0 $\pm$ to SOB_0 $\pm$, SIA_ $1 \pm$ to SOA_ $1 \pm$ and SIB_1 $\pm$ to SOB_1 $\pm$.

Timing Diagrams


FIGURE 2. Driver Output Transition Time


FIGURE 3. Propagation Delay from Input to Output


20182339
FIGURE 4. Test Condition for Output Pre-Emphasis Duration


FIGURE 5. AC Test Circuit

## Timing Diagrams

 (Continued)The DS25MB200 input equalizer provides equalization to compensate about 5 dB of transmission loss from a short backplane transmission line. For characterization purposes, a 25 -inch FR4 coupled micro-strip board trace is used in place of the short backplane link. The 25-inch microstrip board trace has approximately 5 dB of attenuation between

375 MHz and 1.875 GHz , representing closely the transmission loss of the short backplane transmission line. The 25inch microstrip is connected between the pattern generator and the differential inputs of the DS25MB200 for AC measurements.

| Trace Length | Finished Trace <br> Width $\mathbf{W}$ | Separation between <br> Traces | Dielectric Height H | Dielectric Constant <br> $\epsilon_{\mathbf{R}}$ | Loss Tangent |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 25 inches | 8.5 mil | 11.5 mil | 6 mil | 3.8 | 0.022 |



FIGURE 6. Application Diagram (showing data paths of port 0 )

Physical Dimensions inches (millimeters) unless otherwise noted


LLP-48 Package
Order Number DS25MB200TSQ NS Package Number NSQAV48

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.
Leadfree products are RoHS compliant.

| National Semiconductor | National Semiconductor | National Semiconductor |
| :--- | :--- | :--- |
| Europe Customer Support Center | Asia Pacific Customer | Japan Customer Support Center |
| Fax: $+49(0) 180-5308586$ | Support Center | Fax: $81-3-5639-7507$ |
| Email: europe.support@ nsc.com | Email: ap.support@nsc.com | Email: jpn.feedback@nsc.com |
| Deutsch Tel: $+49(0) 6995086208$ |  | Tel: $81-3-5639-7560$ |
| English Tel: $+44(0) 8702402171$ |  |  |
| Français Tel: $+33(0) 141918790$ |  |  |

