National Semiconductor

## 54F/74F175 Quad D Flip-Flop

### **General Description**

The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.

### **Features**

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output
- Guaranteed 4000V minimum ESD protection




Commercial	Military	Package Number	Package Description			
74F175PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line			
	54F175DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line			
74F175SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC			
74F175SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ			
	54F175FM (Note 2)	W16A	16-Lead Cerpack			
	54F175LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C			

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

### Logic Symbols



© 1995 National Semiconductor Corporation TL/F/9490 RRD-B30M75/Printed in U. S. A.

November 1994

### Unit Loading/Fan Out

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	1.0/1.0	20 µA/−0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ -0.6 mA
MR	Master Reset Input (Active LOW)	1.0/1.0	20 µA/ -0.6 mA
$Q_0 - Q_3$	True Outputs	50/33.3	-1 mA/20 mA
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA

### **Functional Description**

The 'F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and  $\overline{Q}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and  $\overline{Q}$  outputs to follow. A LOW input on the Master Reset ( $\overline{MR}$ ) will force all Q outputs LOW and  $\overline{Q}$  outputs HIGH independent of Clock or Data inputs. The 'F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

### Logic Diagram


### **Truth Table**

	Inputs	Outputs			
MR	СР	D <sub>n</sub>	Qn	$\overline{\mathbf{Q}}_{\mathbf{n}}$	
L	Х	Х	L	н	
н		н	н	L	
н		L	L	Н	

H = HIGH Voltage Level



∠ = LOW-to-HIGH Clock Transition



### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	−55°C to +175°C −55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE <sup>®</sup> Output	-0.5V to $+5.5V$
Current Applied to Output	

### in LOW State (Max) twice the rated I<sub>OL</sub> (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

# Recommended Operating Conditions


### Free Air Ambient Temperature


Symbol	Parameter		54F/74F			Units	v <sub>cc</sub>	Conditions	
Symbol	Falane		Min	Тур	Мах	Units	•cc	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>			0.5 0.5	V	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
IIH	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	$V_{IN} = 2.7V$	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	$V_{IN} = 7.0V$	
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage Test	74F	4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
I <sub>OS</sub>	Output Short-Circuit	Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
ICC	Power Supply Curren	t		22.5	34.0	mA	Max	$CP = \checkmark$ $D_n = \overline{MR} = HIGH$	


Symbol		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$			$54F$ $T_{A}, V_{CC} = Mil$ $C_{L} = 50 \text{ pF}$		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units
	Parameter								
		Min	Тур	Max	Min	Max	Min	Мах	
f <sub>max</sub>	Maximum Clock Frequency	100	140		80		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to $Q_n$ or $\overline{Q}_n$	4.0 4.0	5.0 6.5	6.5 8.5	3.5 4.0	8.5 10.5	4.0 4.0	7.5 9.5	ns
t <sub>PHL</sub>	Propagation Delay MR to Q <sub>n</sub>	4.5	9.0	11.5	4.5	15.0	4.5	13.0	ns
t <sub>PLH</sub>	Propagation Delay MR to Q <sub>n</sub>	4.0	6.5	8.0	4.0	10.0	4.0	9.0	ns


# AC Operating Requirements

		74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		54	F	74F		
Symbol	Parameter			$\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{CC}} = \mathbf{Mil}$		$T_A, V_{CC} = Com$		Units
		Min	Мах	Min	Мах	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	3.0 3.0		3.0 3.0		3.0 3.0		– ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	1.0 1.0		1.0 2.0		1.0 1.0		113
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP Pulse Width HIGH or LOW	4.0 5.0		4.0 5.0		4.0 5.0		ns
t <sub>w</sub> (L)	MR Pulse Width, LOW	5.0		5.0		5.0		ns
t <sub>rec</sub>	Recovery Time, MR to CP	5.0		5.0		5.0		ns









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Fax: (043) 299-2500

# 54F/74F175 Quad D Flip-Flop