September 1998

# National Semiconductor

# 54ACTQ377 Octal D Flip-Flop with Clock Enable

#### **General Description**

The ACTQ377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable  $(\overline{CE})$  is LOW.


The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The  $\overline{CE}$  input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.


The ACTQ377 utilizes FACT Quiet Series<sup>®</sup> technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO<sup>®</sup> output control and undershoot corrector in addition to a split ground bus for superior performance.

#### Features

- Ideal for addressable register applications
- Clock enable for address and data synchronization applications
- Eight edge-triggered D flip-flops
- Buffered common clock
- Outputs source/sink 24 mA
- See '273 for master reset version
- See '373 for transparent latch version
- See '374 for TRI-STATE<sup>®</sup> version
- Guaranteed simultaneous switching noise level and
- dynamic threshold performance
- TTL-compatible inputs and outputs
- Standard Microcircuit Drawing (SMD) 5962-9219001

### Logic Symbols






Pin	Description		
Names			
D <sub>0</sub> -D <sub>7</sub>	Data Inputs		
CE	Clock Enable (Active LOW)		
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs		
CP	Clock Pulse Input		

GTO® is a trademark of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT® and FACT Quiet Series® are registered trademarks of Fairchild Semiconductor Corporation.

© 1998 National Semiconductor Corporation DS100357



#### **Mode Select-Function Table**


Operating Mode		Inputs	Outputs	
	СР	CE	Dn	Q <sub>n</sub>
Load '1'	N	L	Н	н
Load '0'	N	L	L	L
Hold (Do Nothing)	N	н	Х	No Change
	X	н	х	No Change

H = HIGH Voltage Level L = LOW Voltage Level

.

X = Immaterial N = LOW-to-HIGH Clock Transition

#### Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>I</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Junction Temperature (T <sub>J</sub> )	

# Recommended Operating Conditions

CDIP

Supply Voltage (V <sub>CC</sub> )	
'ACTQ	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	
54ACTQ	–55°C to +125°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
'ACTQ Devices	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those va to the device may occur. The databook specificat exception, to ensure that the system design is re temperature, and output/input loading variables mend operation of FACT <sup>®</sup> circuits outside databo	ions should be met, without liable over its power supply, . National does not recom-

175°C

# DC Characteristics for 'ACTQ Family Devices

			54ACTQ		
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	Units	Conditions
		(V)	–55°C to +125°C		
			Guaranteed Limits		
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	2.0		or V <sub>CC</sub> – 0.1V
V <sub>IL</sub>	Maximum Low Level	4.5	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	0.8		or $V_{CC} - 0.1V$
V <sub>он</sub>	Minimum High Level	4.5	4.4	V	I <sub>OUT</sub> = -50 μA
	Output Voltage	5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.70	V	I <sub>OH</sub> = -24 mA
		5.5	4.70		I <sub>OH</sub> = -24 mA
V <sub>OL</sub>	Maximum Low Level	4.5	0.1	V	Ι <sub>ΟUT</sub> = 50 μΑ
	Output Voltage	5.5	0.1		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	0.50	V	I <sub>OL</sub> = 24 mA
		5.5	0.50		I <sub>OL</sub> = 24 mA
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μA	$V_{I} = V_{CC}, GND$
	Leakage Current				
I <sub>CCT</sub>	Maximum	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$
	I <sub>CC</sub> /Input				
I <sub>OLD</sub>	(Note 3)	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
	Minimum Dynamic				
I <sub>OHD</sub>	Output Current	5.5	-50	mA	V <sub>ОНD</sub> = 3.85V Min
I <sub>cc</sub>	Maximum Quiescent	5.5	160.0	μΑ	$V_{IN} = V_{CC}$
	Supply Current				or GND
$V_{OLP}$	Quiet Output Maximum	5.0	1.5	V	(Note 4)
	Dynamic V <sub>OL</sub>				

DC Cha	racteristics for 'AC	CTQ Fam	ily Devices (Continued	i)	
			54ACTQ		
Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	Units	Conditions
		(V)	–55°C to +125°C		
			Guaranteed Limits		
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-1.2	V	(Note 4)

Note 2: \*All outputs loaded; thresholds on input associated with output under test.

Note 3: †Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. one output GND.

#### **AC Electrical Characteristics**

· ·

Symbol	Parameter	V <sub>cc</sub> (V) (Note 5)	54ACTQ T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		Units	Fig. No.
			Min	Max		
f <sub>max</sub>	Maximum Clock	5.0	85		MHz	
	Frequency					
t <sub>PLH</sub>	Propagation Delay	5.0	1.5	10.0	ns	
	CP to Q <sub>n</sub>					
t <sub>PHL</sub>	Propagation Delay	5.0	1.5	10.0	ns	
	CP to Q <sub>n</sub>					

Note 5: Voltage Range 5.0 is 5.0V  $\pm 0.5V$ 


# **AC Operating Requirements**

Symbol	Parameter	V <sub>cc</sub> (V) (Note 6)	$54ACTQ$ $T_{A} = -55^{\circ}C$ to +125°C $C_{L} = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to CP	5.0	4.0	ns	
t <sub>h</sub>	Hold Time, HIGH or LOW $D_n$ to CP	5.0	1.5	ns	
t <sub>s</sub>	Setup Time, HIGH or LOW <u>CE</u> to CP	5.0	5.0	ns	
t <sub>h</sub>	Hold Time, HIGH or LOW	5.0	1.5	ns	
t <sub>w</sub>	CP Pulse Width HIGH or LOW	5.0	5.0	ns	


Note 6: Voltage Range 5.0 is 5.0V  $\pm 0.5$ V

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	10.0	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation	80.0	pF	$V_{CC} = 5.0V$
	Capacitance			



5



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.