National Semiconductor


# 54AC191 Up/Down Counter with Preset and Ripple Clock


#### **General Description**


The 'AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature allows the 'AC191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

#### Features

- I<sub>CC</sub> reduced by 50%
- High speed 133 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load
- Cascadable
- Outputs source/sink 24 mA
- Standard Military Drawing (SMD) — 'AC191: 5962-89749









Pin Names	Description
CE	Count Enable Input
CP	Clock Pulse Input
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs
PL	Asynchronous Parallel Load Input
Ū/D	Up/Down Count Control Input
$Q_0 - Q_3$	Flip-Flop Outputs
RC	Ripple Clock Output
тс	Terminal Count Output

### **Connection Diagrams**



#### Pin Assignment for LCC



54AC191 Up/Down Counter with Preset and Ripple Clock

July 1998

www.national.com

© 1998 National Semiconductor Corporation DS100279

FACT™ is a trademark of Fairchild Semiconductor Corporation.

#### **Functional Description**

The 'AC191 is a synchronous up/down counter. The 'AC191 is organized as a 4-bit binary counter. It contains four edge-triggered flip-flops with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( $\overline{PL}$ ) input is LOW, information present on the Parallel Load inputs ( $P_0-P_3$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{\text{CE}}$  input inhibits counting. When  $\overline{\text{CE}}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table.  $\overline{\text{CE}}$  and  $\overline{U}/D$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The terminal count (TC) output is normally LOW. It goes HIGH when the circuits reach zero in the count down mode or 15 in the count up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, RC output wil go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figure 1 and Figure 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in *Figure 2*. All clock inputs are driven in parallel and the  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, soince the  $\overline{RC}$  output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in *Figure 3* avoids ripple delays and their associated restrictions. The  $\overline{CE}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of *Figure 1* and *Figure 2* doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{CE}$ .

#### Mode Select Table

Inputs			Mode	
PL	CE	Ū/D	СР	
Н	L	L	~	Count Up
н	L	н	~	Count Down
L	X	Х	х	Preset (Asyn.)
Н	н	Х	х	No Change (Hold)

#### **RC** Truth Table


	Outputs			
PL	CE	TC*	СР	RC
Н	L	н	7	Ϋ́
н	н	X	X	н
н	X	L	X	н
L	X	x	X	н


\*TC is generated internally

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

✓ = LOW-to-HIGH Transition





#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> ) DC Input Diode Current (I <sub>IK</sub> )	-0.5V to +7.0V
$V_1 = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>I</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_{O} = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	–65°C to +150°C

Junction Temperature (T<sub>J</sub>) CDIP

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	2.0V to 6.0V
Input Voltage (V <sub>I</sub> )	0V to $V_{CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{CC}$
Operating Temperature (T <sub>A</sub> )	
54AC	–55°C to +125°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
'AC Devices	
$V_{IN}$ from 30% to 70% of $V_{CC}$	
V <sub>CC</sub> @ 3.3V 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those value	, ,
to the device may occur. The databook specification	
exception, to ensure that the system design is reliab	

175°C

exception, to ensure that the system design is reliable over its power supply, temperature, output/input loading variables. National does not recommend operation of FACT<sup>™</sup> circuits outside databook specifications.

## DC Characteristics for 'AC Family Devices

	Parameter		54AC		Conditions	
Symbol		V <sub>cc</sub> (V)	T <sub>A</sub> = -55°C to +125°C	Units		
			Guaranteed Limits			
V <sub>IH</sub>	Minimum High Level Input	3.0	2.1		V <sub>OUT</sub> = 0.1V	
	Voltage	4.5	3.15	V	or $V_{CC} - 0.1V$	
		5.5	3.85			
VIL	Maximum Low Level Input	3.0	0.9		V <sub>OUT</sub> = 0.1V	
	Voltage	4.5	1.35	V	or V <sub>CC</sub> – 0.1V	
		5.5	1.65			
V <sub>он</sub>	Minimum High Level Output	3.0	2.9		I <sub>OUT</sub> = -50 μA	
	Voltage	4.5	4.4	V		
		5.5	5.4			
					(Note 2) $V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0	2.4		–12 mA	
		4.5	3.7	V	I <sub>OH</sub> –24 mA	
		5.5	4.7		–24 mA	
V <sub>OL</sub>	Maximum Low Level Output	3.0	0.1		Ι <sub>ΟUT</sub> = 50 μΑ	
	Voltage	4.5	0.1	V		
		5.5	0.1			
					(Note 2) $V_{IN} = V_{IL}$ or $V_{IH}$	
		3.0	0.50		12 mA	
		4.5	0.50	V	I <sub>OL</sub> 24 mA	
		5.5	0.50		24 mA	
I <sub>IN</sub>	Maximum Input	5.5	±1.0	μA	$V_1 = V_{CC}, GND$	
	Leakage Current					
I <sub>old</sub>	(Note 3) Minimum Dynamic	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max	
I <sub>OHD</sub>	Output Current	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	80.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND	

# DC Characteristics for 'AC Family Devices (Continued)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4:  $I_{IN}$  and  $I_{CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

I<sub>CC</sub> for 54AC @ 25°C is identical to 74AC @ 25°C.

# **AC Electrical Characteristics**

				AC		
Symbol	Parameter	V <sub>cc</sub> (V) (Note 5)	T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		Units	Fig. No.
			Min	Max	1	
f <sub>max</sub>	Maximum Count	3.3	55		MHz	
	Frequency	5.0	80			
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	16.5	ns	
	CP to Q <sub>n</sub>	5.0	1.0	12.0		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	16.0	ns	
	CP to Q <sub>n</sub>	5.0	1.0	12.0		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	19.5	ns	
	CP to TC	5.0	1.0	14.0		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	19.0	ns	
	CP to TC	5.0	1.0	14.5		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	14.0	ns	
	CP to RC	5.0	1.0	10.5		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	12.5	ns	
	CP to RC	5.0	1.0	9.5		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	14.0	ns	
	CE to RC	5.0	1.0	10.0		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	12.5	ns	
	CE to RC	5.0	1.0	9.5		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	14.5	ns	
	U/D to RC	5.0	1.0	11.0		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	15.0	ns	
	$\overline{U}/D$ to $\overline{RC}$	5.0	1.0	11.0		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	14.0	ns	
	U/D to TC	5.0	1.0	10.5		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	13.5	ns	
	U/D to TC	5.0	1.0	10.0		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	16.5	ns	
	P <sub>n</sub> to Q <sub>n</sub>	5.0	1.0	11.5		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	15.5	ns	
	P <sub>n</sub> to Q <sub>n</sub>	5.0	1.0	10.5		
t <sub>PLH</sub>	Propagation Delay	3.3	1.0	18.0	ns	
	PL to Q <sub>n</sub>	5.0	1.0	12.5		
t <sub>PHL</sub>	Propagation Delay	3.3	1.0	15.5	ns	
	PL to Q <sub>n</sub>	5.0	1.0	11.5		

Note 5: Voltage Range 3.3 is 3.3V  $\pm 0.3V$ 

Voltage Range 5.0 is 5.0V ±0.5V

Symbol	Parameter		54AC	Units	
		V <sub>cc</sub> (V)	$T_{A} = -55^{\circ}C$ to +125°C $C_{L} = 50 \text{ pF}$		Fig. No.
		(Note 6)	Guaranteed Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW	3.3	4.0	ns	
	$P_n$ to $\overline{PL}$	5.0	3.0		
t <sub>h</sub>	Hold Time, HIGH or LOW	3.3	1.5	ns	
	$P_n$ to $\overline{PL}$	5.0	2.0		
t <sub>s</sub>	Setup Time, LOW	3.3	9.0	ns	
	CE to CP	5.0	6.0		
t <sub>h</sub>	Hold Time, LOW	3.3	0	ns	
	CE to CP	5.0	0.5		
t <sub>s</sub>	Setup Time, HIGH or LOW	3.3	10.5	ns	
	Ū/D to CP	5.0	7.5		
t <sub>h</sub>	Hold Time, HIGH or LOW	3.3	0	ns	
	Ū/D to CP	5.0	1.0		
t <sub>w</sub>	PL Pulse Width, LOW	3.3	5.0	ns	
		5.0	5.0		
t <sub>w</sub>	CP Pulse Width, LOW	3.3	6.0	ns	
		5.0	6.0		
t <sub>rec</sub>	Recovery Time	3.3	1.5	ns	
	PL to CP	5.0	1.0		

**Note 6:** Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C <sub>PD</sub>	Power Dissipation	75.0	pF	$V_{CC} = 5.0V$
	Capacitance			



