BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6570A is a bit map LCD driver to display graphics or characters.

It contains 2,560 bit display data RAM, microprocessor interface circuits, instruction decoder, and 16-common and 61-segment drivers.

The bit image display data sent from 8- or 16-bit MPU are stored in the display data RAM and drives Dot Matrix LCD Panel by the common and segment drivers.

The 16-common and 61-segment drivers can drive graphics or 12character 2-line with icon data.

The NJU6570A can combine with the NJU6570A or 6451A to expand the display capacity to 32×122 dots or 16×141 dots of graphics or character display by using the extension function of NJU6570A. Furthermore, the incorporated CR oscillator required minimum external component and the wide operating voltage, low current consumption are useful apply to the small sized battery operated items.

PACKAGE OUTLINE



NJU6570AC


FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 2,560 bits 80 x 8 x 4
- Direct Interface with 8- or 16-bit MPU


(Both of 68 and 80 type MPU can connect directly)

- Extension Function (can combine with NJU6570A or 6451A)
- Read Out From the Display Data RAM
- 16-common and 61-segment Drivers
- Programmable Duty Ratio ; 1/16 or 1/32 Duty
- Useful Instruction Set
 Display Data Read/Write, Display ON/OFF Cont, Display Data RAM Address Set, Status Read,
 Display Starting Line Set, Static Drive ON/OFF, Duty Ratio Setting, and Read Modify Write,
- Low Power Consumption
- Incorporated CR Oscillator
- Operating Voltage --- 2.4V 5.5V
- LCD Driving Voltage --- 10.0V
- Package Outline --- Chip
- C-MOS Technology

BLOCK DIAGRAM



PAD LOCATION



Chip Cente	:	X=0um, Y=0um
Chip Size	:	X=4.37mm, Y=3.25mm
Chip Thickness	:	400 um ± 30 um
Pad Size	:	100.8um × 100.8um
Pad Pitch	:	140um

NJU6570A

■ PAD COORDIATES

_ Chip Size 4.37mm x 3.25mm(Chip Center X=0um, Y=0um)

PAD No. Terminal X=(um) Y=(um) 1 COM5 -2031 -1471 2 COM6 -1891 -1471 3 COM7 -1751 -1471 4 COM8 -1611 -1471 5 COM9 -1471 -1471 6 COM10 -1331 -1471 7 COM11 -1191 -1471 8 COM12 -1051 -1471 9 COM13 -911 -1471 10 COM14 -771 -1471 11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG58 -211 -1471 14 SEG56 70 -1471 14 SEG55 210 -1471 15 SEG57 -71 -1471 16 SEG55 210 -1471 17 SEG55 210 -1471		URDIATES		
2 COM6 -1891 -1471 3 COM7 -1751 -1471 4 COM8 -1611 -1471 5 COM9 -1471 -1471 6 COM10 -1331 -1471 7 COM11 -1191 -1471 9 COM13 -911 -1471 10 COM14 -771 -1471 11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG56 70 -1471 14 SEG56 70 -1471 15 SEG57 -71 -1471 16 SEG55 210 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 <td>PAD No.</td> <td>Terminal</td> <td>X=(um)</td> <td>Y=(um)</td>	PAD No.	Terminal	X=(um)	Y=(um)
3 COM7 -1751 -1471 4 COM8 -1611 -1471 5 COM9 -1471 -1471 6 COM10 -1331 -1471 7 COM11 -1191 -1471 8 COM12 -1051 1471 9 COM13 -911 -1471 10 COM14 -771 -1471 11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG56 70 -1471 15 SEG57 -71 -1471 16 SEG55 210 -1471 17 SEG55 210 -1471 18 SEG51 770 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG49 1050 -1471 23<	1		-2031	-1471
4 COM8 -1611 .1471 5 COM9 -1471 .1471 6 COM10 .1331 .1471 7 COM11 .1191 .1471 8 COM12 .1051 .1471 9 COM13 .911 .1471 10 COM14 .771 .1471 11 COM15 .631 .1471 12 SEG60 .491 .1471 13 SEG59 .351 .1471 14 SEG58 .211 .1471 15 SEG57 .71 .1471 16 SEG56 70 .1471 17 SEG55 .210 .1471 18 SEG54 .350 .1471 19 SEG53 .490 .1471 20 SEG52 .630 .1471 21 SEG49 .1050 .1471 22 SEG49 .1050 .1471	2	COM6	-1891	-1471
5 COM9 -1471 -1471 6 COM10 -1331 -1471 7 COM11 -1191 -1471 8 COM12 -1051 -1471 9 COM13 -911 -1471 10 COM14 -771 -1471 11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG56 70 -1471 14 SEG56 70 -1471 15 SEG57 -71 -1471 16 SEG55 210 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG48 1190 -1471 24<	3	COM7	-1751	-1471
6 COM10 -1331 -1471 7 COM11 -1191 -1471 8 COM12 -1051 -1471 9 COM13 -911 -1471 10 COM14 -771 -1471 11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG56 -71 -1471 14 SEG56 70 -1471 15 SEG57 -71 -1471 16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG41 1700 -1471 25	4	COM8	-1611	-1471
7 COM11 -1191 -1471 8 COM12 -1051 -1471 9 COM13 -911 -1471 10 COM14 -771 -1471 11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG58 -211 -1471 15 SEG57 -71 -1471 16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG52 630 -1471 20 SEG52 630 -1471 21 SEG50 910 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG48 1470 -1471 <td< td=""><td>5</td><td>COM9</td><td>-1471</td><td>-1471</td></td<>	5	COM9	-1471	-1471
8 COM12 -1051 .1471 9 COM13 .911 .1471 10 COM14 .771 .1471 11 COM15 .631 .1471 11 COM15 .631 .1471 11 COM15 .631 .1471 12 SEG60 .491 .1471 13 SEG59 .351 .1471 14 SEG58 .211 .1471 15 SEG57 .71 .1471 16 SEG55 .210 .1471 17 SEG55 .210 .1471 18 SEG54 .350 .1471 20 SEG52 .630 .1471 21 SEG51 .770 .1471 22 SEG50 .910 .1471 23 SEG49 .1050 .1471 24 SEG48 .1190 .1471 25 SEG47 .1330 .1471	6	COM10	-1331	-1471
9 COM13 -911 -1471 10 COM14 -771 -1471 11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG57 -71 -1471 15 SEG57 -71 -1471 16 SEG55 210 -1471 17 SEG55 210 -1471 18 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG45 1610 -1471 27 SEG45 1610 -1471 28 SEG41 2030 -1331 <td< td=""><td>7</td><td>COM11</td><td>-1191</td><td>-1471</td></td<>	7	COM11	-1191	-1471
10 COM14 -771 -1471 11 COM15 -631 -1471 12 SE660 -491 -1471 13 SE659 -351 -1471 14 SE658 -211 -1471 15 SE657 -71 -1471 16 SE656 70 -1471 17 SE655 210 -1471 18 SE654 350 -1471 19 SE653 490 -1471 20 SE652 630 -1471 21 SE651 770 -1471 22 SE650 910 -1471 23 SE649 1050 -1471 24 SE648 1190 -1471 25 SE647 1330 -1471 26 SE646 1470 -1471 27 SE645 1610 -1471 28 SE644 1750 -1471 <td< td=""><td>8</td><td>COM12</td><td>-1051</td><td>-1471</td></td<>	8	COM12	-1051	-1471
11 COM15 -631 -1471 12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG58 -211 -1471 15 SEG57 -71 -1471 16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 19 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG41 1750 -1471 30 SEG32 2030 -1471 <td< td=""><td>9</td><td>COM13</td><td>-911</td><td>-1471</td></td<>	9	COM13	-911	-1471
12 SEG60 -491 -1471 13 SEG59 -351 -1471 14 SEG58 -211 -1471 15 SEG57 -71 -1471 16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG48 1190 -1471 27 SEG45 1610 -1471 28 SEG41 1750 -1471 30 SEG42 2030 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1331 <t< td=""><td>10</td><td>COM14</td><td>-771</td><td>-1471</td></t<>	10	COM14	-771	-1471
13 SEG59 -351 -1471 14 SEG58 -211 -1471 15 SEG57 -71 -1471 16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 19 SEG52 630 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1331 32 SEG40 2030 -1471 33 SEG39 2030 -1051 <td< td=""><td>11</td><td>COM15</td><td>-631</td><td>-1471</td></td<>	11	COM15	-631	-1471
14 SEG58 -211 -1471 15 SEG57 -71 -1471 16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 19 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 21 SEG50 910 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG41 1750 -1471 29 SEG43 1890 -1471 30 SEG32 2030 -1471 31 SEG31 2030 -1471	12	SEG60	-491	-1471
15 SEG57 -71 -1471 16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG53 490 -1471 19 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 33 SEG39 2030 -1471 31 SEG31 2030 -771 3	13	SEG59	-351	-1471
16 SEG56 70 -1471 17 SEG55 210 -1471 18 SEG54 350 -1471 19 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 21 SEG50 910 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG41 1750 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 33 SEG39 2030 -1471 31 SEG41 2030 -1471 33 SEG39 2030 -1471 <td< td=""><td>14</td><td>SEG58</td><td>-211</td><td>-1471</td></td<>	14	SEG58	-211	-1471
17 SEG55 210 -1471 18 SEG54 350 -1471 19 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 21 SEG50 910 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1331 32 SEG40 2030 -1191 33 SEG37 2030 -771 34 SEG36 2030 -631 <td< td=""><td>15</td><td>SEG57</td><td>-71</td><td>-1471</td></td<>	15	SEG57	-71	-1471
17 SEG55 210 -1471 18 SEG54 350 -1471 19 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 21 SEG50 910 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1331 32 SEG40 2030 -1191 33 SEG37 2030 -771 34 SEG36 2030 -631 <td< td=""><td>16</td><td></td><td>70</td><td></td></td<>	16		70	
18 SEG54 350 -1471 19 SEG53 490 -1471 20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 26 SEG45 1610 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1191 31 SEG40 2030 -1191 33 SEG39 2030 -1051 34 SEG36 2030 -311 37 SEG35 2030 -631 37 SEG35 2030 -711 <t< td=""><td></td><td></td><td></td><td></td></t<>				
20 SEG52 630 -1471 21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 33 SEG39 2030 -1471 34 SEG38 2030 -1191 33 SEG36 2030 -631 37 SEG35 2030 -631 37 SEG35 2030 -351 38 SEG34 2030 -351 39 SEG33 2030 -711 <t< td=""><td>18</td><td></td><td></td><td>-1471</td></t<>	18			-1471
21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 31 SEG41 2030 -1471 33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG37 2030 -771 36 SEG32 2030 -491 38 SEG33 2030 -211 40 SEG32 2030 70 41 SEG31 2030 70 42	19	SEG53	490	-1471
21 SEG51 770 -1471 22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 31 SEG41 2030 -1471 33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG36 2030 -631 37 SEG35 2030 -771 36 SEG34 2030 -351 39 SEG31 2030 -71 41 SEG31 2030 70 4	20	SEG52	630	-1471
22 SEG50 910 -1471 23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 31 SEG40 2030 -1191 33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG31 2030 -711 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43	21			
23 SEG49 1050 -1471 24 SEG48 1190 -1471 25 SEG47 1330 -1471 26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 31 SEG41 2030 -1471 33 SEG39 2030 -1051 34 SEG38 2030 -1051 34 SEG36 2030 -771 36 SEG36 2030 -351 37 SEG32 2030 -771 38 SEG31 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 350 4				
24SEG481190-147125SEG471330-147126SEG461470-147127SEG451610-147128SEG441750-147129SEG431890-147130SEG422030-147131SEG412030-133132SEG402030-119133SEG392030-105134SEG362030-91135SEG372030-77136SEG362030-49138SEG312030-21140SEG3220307041SEG3120307043SEG29203035044SEG26203049045SEG27203063048SEG242030105049SEG2320301190				
25SEG471330-147126SEG461470-147127SEG451610-147128SEG441750-147129SEG431890-147130SEG422030-147131SEG412030-133132SEG402030-119133SEG392030-105134SEG362030-91135SEG372030-77136SEG362030-49138SEG342030-35139SEG3120307041SEG3120307042SEG30203021043SEG27203049045SEG26203077047SEG25203091048SEG242030105049SEG2320301190				
26 SEG46 1470 -1471 27 SEG45 1610 -1471 28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1471 31 SEG41 2030 -1191 33 SEG39 2030 -1191 33 SEG38 2030 -1051 34 SEG36 2030 -771 36 SEG37 2030 -491 38 SEG34 2030 -351 39 SEG33 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG27 2030 350 44 SEG26 2030 770 45 SEG26 2030 770 45				
27SEG451610-147128SEG441750-147129SEG431890-147130SEG422030-147131SEG412030-133132SEG402030-119133SEG392030-105134SEG382030-91135SEG372030-77136SEG362030-63137SEG352030-49138SEG342030-35139SEG322030-7141SEG3120307042SEG29203035044SEG28203049045SEG26203077047SEG25203091048SEG242030105049SEG2320301190				
28 SEG44 1750 -1471 29 SEG43 1890 -1471 30 SEG42 2030 -1471 31 SEG41 2030 -1331 32 SEG40 2030 -1191 33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG37 2030 -771 36 SEG35 2030 -491 38 SEG32 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG28 2030 350 44 SEG28 2030 490 45 SEG26 2030 770 47 SEG25 2030 770 48 SEG24 2030 1050 49 SEG23 2030 1190				
29SEG431890-147130SEG422030-147131SEG412030-133132SEG402030-119133SEG392030-105134SEG382030-91135SEG372030-77136SEG362030-63137SEG352030-49138SEG342030-35139SEG322030-7141SEG3120307042SEG30203021043SEG28203049045SEG26203077047SEG25203091048SEG242030105049SEG2320301190				
30 SEG42 2030 -1471 31 SEG41 2030 -1331 32 SEG40 2030 -1191 33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG37 2030 -771 36 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG32 2030 -71 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG28 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
31 SEG41 2030 -1331 32 SEG40 2030 -1191 33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG37 2030 -771 36 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG32 2030 -71 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
32 SEG40 2030 -1191 33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG37 2030 -771 36 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG33 2030 -71 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 350 44 SEG28 2030 350 44 SEG26 2030 770 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
33 SEG39 2030 -1051 34 SEG38 2030 -911 35 SEG37 2030 -771 36 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG33 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
34 SEG38 2030 -911 35 SEG37 2030 -771 36 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG32 2030 -711 40 SEG32 2030 -711 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG28 2030 350 44 SEG28 2030 490 45 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
35 SEG37 2030 -771 36 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG32 2030 -711 40 SEG32 2030 -711 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
36 SEG36 2030 -631 37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG33 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
37 SEG35 2030 -491 38 SEG34 2030 -351 39 SEG33 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
38 SEG34 2030 -351 39 SEG33 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
39 SEG33 2030 -211 40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
40 SEG32 2030 -71 41 SEG31 2030 70 42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG26 2030 630 46 SEG26 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190		_		
41 SEG31 2030 70 42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
42 SEG30 2030 210 43 SEG29 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
43 SEG29 2030 350 44 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
44 SEG28 2030 490 45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
45 SEG27 2030 630 46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
46 SEG26 2030 770 47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
47 SEG25 2030 910 48 SEG24 2030 1050 49 SEG23 2030 1190				
48 SEG24 2030 1050 49 SEG23 2030 1190				
49 SEG23 2030 1190				
50 SEG22 2030 1330				· · · · · · · · · · · · · · · · · · ·
	50	SEG22	2030	1330

PAD No.	Terminal	X=(um)	Y=(um)		
51	SEG21	2030	1470		
52	SEG20	1890	1470		
53	SEG19	1750	1470		
54	SEG19 SEG18	1610	1470		
55					
	SEG17	1470	1470		
56	SEG16	1330	1470		
57	SEG15	1190	1470		
58	SEG14	1050	1470		
59	SEG13	910	1470		
60	SEG12	770	1470		
61	SEG11	630	1470		
62	SEG10	490	1470		
63	SEG9	350	1470		
64	SEG8	210	1470		
65	SEG7	70	1470		
66	SEG6	-71	1470		
67	SEG5	-211	1470		
68	SEG4	-351	1470		
69	SEG3	-491	1470		
70	SEG2	-631	1470		
71	SEG1	-771	1470		
72	SEG0	-911	1470		
73	A0	-1051	1470		
74	OSC1	-1191	1470		
75	OSC2	-1331	1470		
76	E(RD)	-1471	1470		
77	R/W(WR)	-1611	1470		
78	VSS	-1751	1470		
79	DB0	-1891	1470		
80	DB1	-2031	1470		
81	DB2	-2031	1330		
82	DB3	-2031	1190		
83	DB4	-2031	1050		
84	DB5	-2031	910		
85	DB6	-2031	770		
86	DB7	-2031	630		
87	VDD	-2031	490		
88	RST	-2031	350		
89	FR	-2031	210		
90	V5	-2031	70		
91	V3	-2031	-71		
92	V2	-2031	-211		
93	M/S	-2031	-351		
94	V4	-2031	-491		
95	V1	-2031	-631		
96	COM0	-2031	-771		
90	COM0 COM1	-2031			
98	COM1 COM2	-2031	-911		
90	COM2 COM3		-1051		
	COM3 COM4	-2031	-1191 1331		
100		-2031	-1331		

Terminal Description

No.	Symbol	Function
87		Power Supply: V _{no} =+5V
78	Vss	GND : Vss= OV
95,92	V1, V2	LCD Driving Voltage Supplying Terminal. Following relation must be maintained.
93, 92 91, 94, 90	V3, V4, V5	$V_{00} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_6$
74	0SC 1	Oscillation Resistance (Rf) Connecting Terminal.
75	OSC2	For external clock operation, the clock should be input from OSC2.
76	Ε	<pre><when 68="" connect="" mpu="" the="" to="" type=""></when></pre>
		Connect to Enable Clock Input Terminal of 68 type MPU. Active "H".
	(RD)	<when 80="" connect="" mpu="" the="" to="" type=""></when>
		Connect to RD Signal Input Terminal of 80 type MPU. Active "L"
		During this terminal is "L", the Data Bus is output state.
77	R/W	<when 68="" connect="" mpu="" the="" to="" type=""></when>
		Connect to READ/WRITE Control Signal Input Terminal of 68 type MPU.
		R/W H L
	(WR)	Status Read Write
	(<pre>{When connect to the 80 type MPU> Ourset to WD Simple connection to work of 00 type MPUL to time "L"</pre>
		Connect to WR Signal connecting terminal of 80 type MPU. Active "L". The data on the Data Bus is fetch at the rising edge of this signal.
73	A0	Connect to the Address Bus of MPU. The data on the $D_0 \sim D_7$ is distinguished between
	.	Display Data and Instruction by this signal.
		AO H L
		Data Display Data Instruction
79~86	Do~D7	Tri-state bilateral Data Bus. The data transmission between 8- or 16-bit MPU and
		NJU6570A is executed by this Bus.
89	FR	Alternating signal for LCD Driving output or input terminal.
		Output or input is determined by master or slave mode which selected By M/S terminal M/S Master Slave
		FR Output Input
1		
96~100	COMo ~COM4	Common output terminal. One output level out of VDD, V1, V4, V5 is Selected by
	(COM3 1 ~ COM2 7)	commbination of FR and data of common counter.
1~11	COM5 ~COM15	FR H L
	(COM26~COM16)	Data H L H L
Í	(Note)	Output V5 V1 VDD V4
72~12	SEGo ~SEGeo	Segment output terminal. One output level out of VDD , V_2 , V_3 , V_5 is Selected by
		combination of FR and data of Display RAM.
		FR H L
		FR H L Dața H L H L
		FR H L
88	BET	FRHLDataHLHOutputVDDV2V5V3
88	RST	FR H L Data H L H L Output VDD V2 V6 V3 Reset and Interface type select terminal.
88	RST	FRHLDataHLHDataHLOutput V_{DD} V_2 V5V3
88	RST	FR H L Data H L H L Output VDD V2 V6 V3 Reset and Interface type select terminal.
88	RST	FRHLDataHLHDataHLOutputVDDV2V5V3
88	RST	FRHLDataHLHDataHLOutputVodV2V5V3
88	RST	FRHLDataHLHDataHLOutput V_{DD} V_2 V_5 V_3
88	RST	FR H L Data H L H L Output VDD V2 V5 V3 Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 Or 80 type of MPU. MPU Edge Input Level after Initialization 68 Type Rise H
88	M/S	FR H L Data H L H L Output VDD V2 V5 V3 Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 Or 80 type of MPU. MPU Edge Input Level after Initialization 68 Type Rise H
		FR H L Data H L H L Output VDD V2 V5 V3 Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 Or 80 type of MPU. MPU Edge Edge Input Level after Initialization 68 Type Rise 80 Type Fall 80 Type Fall L Master or Slave operation selecting terminal. Connect to VDD or Vss. M/S=VDD : Master , M/S=Vss : Slave
	M/S	FRHLDataHLHLOutputVDDV2V5V3Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 Or 80 type of MPU.MPUEdgeEdgeInput Level after Initialization 68 TypeRiseH80 TypeFallLMaster or Slave operation selecting terminal. M/S=VDD : Master , M/S=VSS : Slave The function of FR, COMo~COM16, OSC1, and OSC2 is changed by M/S.
	M/S	FRHLDataHLHLOutputVDDV2V5V3Reset and Interface type select terminal.The reset operation is performed by rise or fall edge of this signal.The reset operation is performed by rise or fall edge of this signal.The input level after initialization selects the interface type of 68Or 80 type of MPU.EdgeInput Level after Initialization68 TypeRiseH80 TypeFallLMaster or Slave operation selecting terminal. Connect to VDD or Vss.M/S=VDD : Master , M/S=Vss : SlaveThe function of FR, COMo~COM16, OSC1, and OSC2 is changed by M/S.M/SFRCommon OutputOSC1OSC1OSC2
	M/S	FRHLDataHLHLOutputVDDV2V5V3Reset and Interface type select terminal. The reset operation is performed by rise or fall edge of this signal. The input level after initialization selects the interface type of 68 Or 80 type of MPU.MPUEdgeEdgeInput Level after Initialization 68 TypeRiseH80 TypeFallLMaster or Slave operation selecting terminal. M/S=VDD : Master , M/S=VSS : Slave The function of FR, COMo~COM16, OSC1, and OSC2 is changed by M/S.

(Note) The common scanning order of slave LSI is inverted against the master LSI.

Functional Discription

(1) Description for each blocks

(1-1) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction except the status read are inhibited.

The busy flag is output at D7 terminal when status read instruction is executed.

If enough cycle time over than toyc is kept, no need to check the busy flag.

(1-2) Display Start Line Register

The Display Start Line Register is a pointer register which indicate the address in the Display Data RAM corresponded with COM, o (normally it display the top line in the LCD Panel).

This register can use for scroll the screen, change the display page and so on.

The Display Start Line instruction set the display start address of the Display Data RAM represented in 5-bit to this register.

(1-3) Line Counter

The Display Start Address stored in the Display Start Line Register is set to the Line Counter when the FR signal out from the NJU6570A is changing.

The Line Counter count up by synchronizing common signal out from NJU6570A and generate the line address which addressing the read out line of Display Data RAM.

(1-4) Column Address Counter

The column address counter is 7-bit presettable counter which addressing the column address as shown as Fig. 1.

This counter increments "1" up to 50H when the Display Data Read/Write instruction is executed. The count up is stop at 50H (over 50H is non existing address) automatically by the count lock function. Furthermore, this counter is independent with the Page Register.

(1-5) Page Register

This register gives page address of Display Data RAM as shown Fig. 1. When the MPU access the data by changing the page, the page address set instruction is required.

(1-6) Display Data RAM

Display Data Ram consist of 2,560 bits stores the bit image display data (each bit correspond to the each pixel so called bit map method). This RAM and MPU are operating independently, therefore, there is no influence by the unsynchronize rewriting.

The each bit in the Display Data RAM correspond to the each dot of the LCD panel.

O n = "1" Off = "0"

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown Fig. 1.

(1-7) Timing Generator

This Generator generates the common timing and frame signal for 1/16 and 1/32 duty selecting by Duty Select Instruction from the master clock.

In the case of the 1/32 duty, 2 chip of master and slave chip should be combined, and both of common are synchronized by the common multi-chip method. (Refer the figure shown below)

For example 1) NJU6570A 1chip (1/16duty)

FR	1		
Master — 14 15 Common	<u>0</u> <u>1</u> <u>2</u>	14/15/0/1/2	14/15
For example 2) NJU6570A 2c	hips (1/32duty)		
FR (Master Output)	1		
Master Common Slave Common		0×1×2 ····· 14 30×31	2

(1-8) Display Data Latch

Display Data Latch stores 80-bit of one line display data for each common cycle which read out from the Display Data RAM temporary and transfer this data to the LCD Driver.

The Display On/Off and Static Drive On/Off controls the latched data only, therefore, the data in the Display Data RAM is no change and keep on remaining.

(1-9) LCD Driving Circuits

This Driver is consists of 80-multiplexer which output the 4-level of LCD driving voltage.

The output waveform is determined by the combination of the data in the Display Data Latch, Common Timing Generator and FR signal.

(1-10) Display Timing Generator

This Generator generates the timing signal for the display system by combination of the master clock and Frame Driving Signal FR. The Frame Driving Signal FR has a function to generate the 2 frame alternative driving method waveform for the LCD panel, and synchronizing the line counter and common timing generator to the master LSI. Therefore, the FR signal must be 50% duty ratio clock signal which synchronized with the frame signal.





Fig. 1. Correspondence with Display Data RAM and address (For example the display start line is 10th and 1/32 duty)

(1-11) Oscillating Circuits

This Oscillator is a low power type CR oscillator which generates the master clock.

The oscillation frequency is adjusted by the external resistance of Rf only as shown below.

When the external clock operation, the same phase clock of OSC2 of master LSI must be input to the OSC2 terminal of slave LSI.



note 1 The Rf value should be smaller than the recommended value as the oscillation frequency becomes low, if the storage capacitance of this portion is high.

note 2 The C-MOS buffer is required if the master LSI drives 2 or more slave LSI.

(1-12) Reset Circuits

The NJU6570A performs following initialization by detecting the rising or falling edge of the RST input after the power turns on.

Initialization

- 1, Display Off
- 2, Set the 1st line to the Display Start Register
- 3, Static Drive Off
- 4, Set the address "0" to the Column Address Counter
- 5, Set the page "3" to the Page Address Register
- 6, Select the 1/32 duty
- 7, Select the ADC : Counterclockwise output
 - (ADC instruction D0 = "0", ADC status flag "1")
- 8, Read Modify Write Mode Off

The RST terminal input level is used to select the interface of 80 or 68 type MPU as shown in Table. 2. Therefore, the "H" level input through the inverter is required when connecting the 80 type MPU, and "L" level input is required when connecting the 68 type MPU as shown in application circuits 1.

The RST terminal must be connect to the Reset Terminal of MPU and reset at same time with it.

The dead-lock may occur if the no initialization by the RST terminal when the power terns on.

By the RESET instruction, the initialization of 2 and 5 mentioned above are executed.

(2) Instruction

The NJU6570A distinguish the signal on the data bus by combination of A0 and R/W(RD,WR). Normally, the busy check is not required as the NJU6570A is operating so first because of the decode of the instruction and execution are performs only depend on the internal timing which not depend on the external clock. The Table. 1 shows the instruction codes of the NJU6570A.


Table 1. Instruction Code

Instruction				C	0 0	le		······			1	Descript	ion	
matruction	A0	RD	WR	D 7	D 6	D₅	D .4	D3	D 2	D 1	Do			
Display On / Off	0	1	0	1	0	1	0	1	1	1	0/1	Whole Display On/Off. 1:On,0:Off(Power Save mode if the static Drive On)		
Display Start Line	0	1	0	1	1	1	Dis	splay (Start 1~31		ess	Determine the correspond to	Display Line the COMo.	
Page Address Set	0	1	0	1	0	1	1	1	0		age ~3)	Set the Page o RAM to the Pag	f Disp. Data e Register.	
Column Address Set	0	1	0	0		(n Addr (0∼79		<u> </u>		Set the Column Display Data R Column Registe	AM to the	
Status Read	0	0	1	B U S Y	A D C	ON OFF	R E S E T	0	0	0	0	Read the status. BUSY 1:Working O:Ready ADC 1:Clockwise Output O:Counterclockwise ON/OFF1:Disp Off 0:Disp Of RESET 1:Reset 0:Normal		
Write Display Data	1	1	0	-		I	Write	e Data	1	1	1	Write the data to the Display Data RAM. Write the predeter- mined add- ress of the Display Data		
Read Display Data	1	0	1				Read	Data				Read the data from the Display Data RAM.	RAM. The Column address inc rement "1" after read or write.	
ADC Select	0	1	0	1	0	1	0	0	0	0	0/1	Determine the counterclockwi of the Display O:Clockwise 1:Counterclo	se reading Data RAM.	
Static Drive On / Off	0	1	0	1	0	1	0	0	1	0	0/1	Select the Dyr Static Driving 1:Static Dr (Powe 0:Dynamic D	; iving er Saving)	
Duty Ratio Select	0	1	0	1	0	1	0	1	0	0	0/1	Select the dut 1:1/32 Duty	zy ratio. v 0:1/16 Dut	
Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	increment the ress register but no-change	when writing	
End	0	1	0	1	1	1	0	1	1	1	0	Release from t Modify Write N		
Reset	0	1	0	1	1	1	0	0	0	1	0	Set the Displa Register to 1s Add. Register	st line, Page	
Power Save	0	1	0	1	0	1	0	1	1	1	0	Set the power		
(Dual Command)	0	1	0	1	0	1	0	0	1	0	1	selecting Disp Static Driving (The order is even if it is	g On. possible	

(3) Explanation of Instruction Code.

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.




When the static driving mode is selected (static drive On) in display Off status, the internal circuits put on the power save mode.

(b) Display Start Line

This instruction set the line address as shown Fig. 1. The selected line in the Display Data RAM correspond to the COM₀ which display at the top of LCD panel.


The display area is set automatically from the selected line to the line which increased the number of duty ratio. Therefore, the smooth scroll for vertical direction by changing the start line address one by one or page switching are available by this instruction.



A 4	Aз	A 2	A 1	A٥	Line Address		
0	0	0	0	0	0		
0	0	0	0	1	1		
1	1	1	1	0	1E		
1	1	1	1	1	1F		

(c) Page Address Set

When MPU access the Display Data RAM, the page address corresponded to the row address must be selected. The access in the Display Data RAM is available by setting the page and column address. (Refer the Fig. 1.) The display is no change when the page address is changed.



(d) Column Address Set

This instruction set the column address in the Display Data RAM. (See Fig.1.)

When the MPU access the Display Data RAM continuously, the column address increase "1" automatically, therefore, the MPU can access the data only without address setting.

The increment of the column address is stopped by the address of 50H automatically, but the page address is no change even if the column address increase to 50H and stop.

			R/W								
	AO	RD	WR	D 7	De	Ds	D 4	Dз	D 2	D 1	Do
ode	0	1	0	0	A ₆	A5	A 4	Aз	A 2	A 1	Ao
	A				A						اماماه مست
	A 6	P	5	A 4	A3	P	2	A 1	Ao	001	um Add.
	0	0)	0	0	0		0	0		0
	0	0)	0	0	0)	0	1		1
						I			•		
	1	0		0	1	1		1	0		4E
									4		4F

(e) Status Read

This instruction read out the internal status.

			R∕₩									
	AO	RD	WR	D 7	D6	D₅	D4	D₃	D 2	D 1	Do	
Code	0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0	ļ

BUSY : BUSY=1 indicate the operating or the Reset cycle.

The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.

- 0 :Counterclockwise Output(Inverse) Column Address 79-n ←→ Segment Driver n
- 1 :Clockwise Output (Normal) Column Address n $\leftarrow \rightarrow$ Segment Driver n
- ON/OFF : Indicate the whole display On/Off status.
 - 0 : Whole Display "On"
 - 1 : Whole Display "Off"
 - (Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".
- RESET : Indicate the initialization period by RST signal or reset instruction.
 - 0:
 - 1 : Initialization Period

(f) Display Data Write

This instruction write the 8-bit data on the data bus into the Display Data RAM.


The column(segment) address increase "1" automatically when writing, therefore, the MPU can write the 8-bit data into the Display Data RAM without address setting.



(g) Display Data Read


This instruction read out the 8-bit data from Display Data RAM which addressed by the column and page address. In case of the Read Modify Write Mode is Off, the column address increase "1" automatically after each read out, therefore, the MPU can read out the 8-bit data from the Display Data RAM continuously without address setting.

One time of dummy read must be required after column address set as explain in (4-3).




(h) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) Therefore, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.



(i) Static Drive On/Of


This instruction executes the all common output terns on and whole display on obligatory.



When the Display Off mode is selected (Display Off) in Static Drive On status, the internal circuits put on the power save mode.

(j) Duty Select

This instruction set the LCD driving duty ratio.




(k) Read Modify Write

After this instruction is executed, the column address increase "1" automatically when Display Data Write Instruction execution, but it is not changed when the Display Data Read Instruction execution.


This status continues during End instruction execution. When the End instruction is entered the column address back to the address where Read Modify Write instruction entering.

By this function, the load of MPU for example cyclic data writing operation like as cursor blink etc., can be reduced.




Note) During the Read Modify Write mode, any instruction except Column Address Set can be executed.

(I) Sequence of cursor display



(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(n) Reset

This instruction executes the following initialization.

Initialization

- 1, Set the 1st line in the Display Start Line Register.
- 2, Set the page 3 in the Page Register.

In this time, there are no influence to the Display Data RAM.

			R/W									
	AO	RD		- /				D₃		Dı	Do	
Code	0	. 1	0	1	1	1	0	0	0	1	0	

The reset signal input to the RST terminal must be required for the initialization when the power terns on.

(Note) The initialization when the power turns on can not be executed by Reset instruction.

(o) Power Save(Dual Command)


When both of Display Off and Static Drive On are executed, the internal circuits put on the power save mode and the current consumption is reduced as same as stand by current. The internal status in this mode are as follows;

The memal status in this mode are as follows,

- 1, Stop the LCD driving. Segment and Common drivers output VDD level.
- 2, Stop the oscillation or inhibit the external clock input. Then the terminal OSC₂ becomes floating status.
- 3, Keeping the display data and operating mode.

The power save mode is released by Display on or static drive off instruction.

To reduce the total power consumption, the current flow on the bleeder resistance must be cut by the transistor etc. during the power save mode as shown below.



NJU6570A

(4) MPU Interface

(4-1) 68 or 80 type MPU interface selection.

The NJU6570A can interface both of 68 or 80 type MPU bus directly by setting the RST level after reset instruction entered as shown Table. 2.

The data transfer is executed between D0 to D7 of NJU6570A and the MPU data bus.

Table. 2.

Level of RST	Type of MPU	AO	E	R/W	D ₀ ~ D ₇
″H″	68 type	1	1	1	1
"L"	80 type	1	RD	WR	1

(4-2) Discrimination of the data bus signal.

The NJU6570A discriminates the data bus signal by combination of A0, E(RD), and R/W(WR) signals as shown Table. 3.

Tabl	e. 3.
------	-------

Common	68 type	80 t	ype	F			
AO	R/W	RD	WR	- Function			
1	1	0	1	Display Data Read out			
1	0	1	0	Display Data Write			
0	1	0	1	Status Read			
0	0	1	0	Command Input to the Register			

(4-3) Access to the Display Data RAM and Internal Register.

The NJU6570A is operating as one of Pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.


For example, when the MPU write the data into the Display Data RAM, the data is held in the bus-holder at once then write into the Display Data RAM by next data write cycle.

Therefore high speed data transmission between MPU and NJU6570A is available because of the limitation of access time of NJU6570A looking from MPU is just determined by the cycle time only which ignored the access time of t_{ACC} and t_{DS} of Display Data RAM.

If the cycle time can not be kept in the MPU operation, NOP operation cycle must be insert which equivalent to the waiting operation.

Please note that the read out data is a address data when the read out execution just after the address setting. Therefore, one dummy read must be required after address setting or write cycle as shown in Fig. 2.

NJU6570A





ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	V
Supply Voltage (2)	V 1~V 5	VDD - 11.0 ~ VDD + 0.3	V
input Voltage	V IN	-0.3 ~ VDD + 0.3	V
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as Vss = 0 V.

Note 3) The relation : $V \square \square \ge V \square \square = V \square = V \square \square = V \square = V$

Note 4) Decoupling capacitor should be connected between VDD and Vss due to the stabilized operation for the voltage converter.

ELECTRICAL CHARACTERISTICS

(VDD=5V±10%, Vss=0V, Ta=-20~+75°C)

PAR	AMETER	SYMBOL	CON	DITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating	Recommend	\/			4.5	5.0	5.5	v	
Voltage(1)	Available	VDD			2.4		5.5	v	5
	Recommend	1/-			VDD-10		VDD-3.5		
Operating	Available	V5			VDD-10			v	
Voltage(2)	Available	V1, V2			VDD-0.6VLCD		VDD	v	
	Available	V3, V4	VLCD=VDD-V5		V5		VDD-0.4VLCD		
	4	Инт	OSC1, A0, D0	~D7, E, RW	2.0		VDD		
Input	1	VILT		Terminals	Vss		0.8	v	
Voltage		VIHC	OSC2, FR, M/S, RST		0.8Vdd		VDD	٦ ۲	
	2			Terminals			0.2Vdd		
		Vонт	D0~D7	юн=-3.0mA	2.4				
		Volt	Terminals	lol= 3.0mA			0.4		
Output 1 Voltage	1		FR Terminal		2.4			v	
		VOLC1	FR ierminal	lol= 2.0mA			0.4	v	
	2	VOHC2	OSC2	юн=-120uA	0.8Vdd				
	2	VOLC2	Terminal	lol= 120uA			0.2VDD		
Input Leeka	ao Current	۱LI	A0, E, R/W, O	SC1, OSC2, RST	-1.0		1.0		
input Leeka	ge Curreni	LO	Do~D7, FR Te	rminals	-3.0		3.0	uА	6
Driver On-re	eistanoo	Ron	SEG,COM Term.	V5=VDD-5.0V		5.0	7.5	kΩ	7
	esistance		Ta=25°C	V5=VDD-3.5V		10.0	50.0	N22	1
Stand-by C	urrent	IDDQ	M/S=RST=Vs OSC2=FR=E=			0.05	1.0	uA	
Operating C	Urront	IDD1	Display V5=0	/, Rf=1ΜΩ		9.5	15.0	uΑ	
operating C		IDD2	Accessing, tcy	/c=200kHz		300	500	uА	8
Oscillation I	Frequency	fosc	Rf=1MΩ ± 2%)	15	18	21	kHz	
Reset Time		tR	RST Terminal		1.0		1000	us	

Note 5) NJU6570A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 6) Apply to the High-impedance state of Do to D7 and FR terminals.

Note 7) RoN is the resistance values between power supply terminals(V1, V2, V3, V4) and each output termi nals of common and segment supplied by 0.1V.

Note 8) The l_{DD2} is specified under the condition of cyclic(t_{cyc})inverted data input cont inuously. The operating current during the accessing is proportionate to the frequency of t_{cyc} .

In the no accessing it is as same as $I_{\text{DD1}}.$

■ ELECTRICAL CHARACTERISTICS

(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)

PAR/	AMETER	SYMBOL	CON	DITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating Voltage(1)	Recommend	VDD			2.4	3.0	3.3	V	9
	Recommend	1/-			VDD-10		VDD-3.5		
Operating	Available	V5			VDD-10			v	
Voltage(2)	Available	V1, V2			VDD-0.6VLCD		VDD	v	
	Available	V3, V4	VLCD=VDD-V5		V5		VDD-0.4VLCD		
	4	VIHT	OSC1, A0, D0	~D7, E, R/W	0.8VDD		VDD		
Input	1	VILT		Terminals	Vss		0.2VDD	v	
Voltage		VIHC	OSC2, FR, M/	S, RST	0.8VDD		VDD		
	2	VLC		Terminals	Vss		0.2VDD]	
		Vонт	D0~D7	lo н ≕-500uA	0.8VDD				
		VOLT	Terminals	loL= 500uA			0.2VDD		
Output Voltage		VOHC1		Юн=-500uA	0.8VDD			v	
	1	VOLC1	FR Terminal	IOL= 500uA			0.2VDD	v	
	2	VOHC2	OSC2	lor⊨-50uA	0.8VDD				
	2	VOLC2	Terminal	loL≕ 50uA			0.2VDD		
Innut Looko	an Current	L.	A0, E, R/W, O	SC1, OSC2, RST	-1.0		1.0	uΑ	
Input Leeka	ge Current	LO	Do~D7, FR Te	rminals	-3.0		3.0	uA.	10
Driver On-re	Driver On-resistance Ron		SEG,COM Term. Ta=25°C	V5=0V		10.0	50.0	kΩ	11
Stand-by C	urrent	IDDQ	M/S=RST=Vs OSC2=FR=E=	•		0.05	1.0	uΑ	
Onersting	Di unu a unti	IDD1	Display V5=0	/, Rf=1MΩ		6.0	12.0	uΑ	
Operating (Juneni	IDD2	Accessing, tcy	/c=200kHz		300	500	uA	12
Oscillation I	Frequency	fosc	Rf=1MΩ ± 2%	, VDD=3.0V	11	18	21	kHz	
Reset Time		tR	RST Terminal		1.0		1000	us	

Note 9) NJU6570A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 10) Apply to the High-impedance state of Do to D7 and FR terminals.

Note 11) RoN is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V.

Note 12) The IDD2 is specified under the condition of cyclic(tcyc)inverted data input cont inuously.

The operating current during the accessing is proportionate to the frequency of t_{cyc}. In the no accessing it is as same as IDD1.

BUS TIMING CHARACTERISTICS

•Read / Write operation sequence (68 Type MPU)

				(VDC	o=5.0V±109	%, Vss=0V, Ta=-2	0~+75°C)
PAR	AMETE	R	SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Set Up	Address Set Up Time Address Hold Time		tAW6	20			
Address Hold T			ta h6	10			
System Cycle Time		Terminals	tCYC6	1000			
Enable	Read	E Terminal	tew	100			
Pulse Width	Write			80			ns
Data Set Up Ti	me		tDS6	80			
Data Hold Time		Do~D7	tDH6	10			
Access Time		Terminals	tACC6		90	CL=100pF	
Output Disable Time			tон6	0	60		

(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)

PAR	AMETE	R	SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Set Up	ddress Set Up Time		tAW6	40			
Address Hold Time System Cycle Time		A0, E/W Terminals	tAH6	40			
			tCYC6	2000		1	
Enable	Read	E Terminal	4	200]	
Pulse Width	Write		tE₩	160			ns
Data Set Up Tir	ne		tDS6	160			
Data Hold Time		Do~D7	tDH6	40			
Access Time		Terminals	tACC6		300	CL=100pF	
Output Disable Time			tон6	0	120	CL-100PF	

Note 13) Input signal rise time(tr) and fall time(tr) are less than 15ns.




fig. 3 Bus Read / Write operation sequence (68 Type MPU)

•Read / Write operation sequence (80 Type MPU)

(VDD=5.0V±10%, Vss=0V, Ta=-20~+75°C)

PARAMETER		SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Set Up Time	A0	tAW8	20			
Address Hold Time	Terminal	tAH8	10] [
System Cycle Time	RW, WR	tCYC8	1000			
Control Pulse Width	Terminals	tcc	200			
Data Set Up Time		tDS8	80			ns
Data Hold Time	D0~D7	tDH8	10			
RD Access Time	Terminals	tACC8		90	$C_{1}=100$ pF	
Output Disable Time		toh8	0	60	CL=100pF	

(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)

PARAMETER		SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Set Up Time	A0	tAW8	40			
Address Hold Time	Terminal	tAH8	40			
System Cycle Time	RW, WR	tCYC8	2000			
Control Pulse Width	Terminals	tcc	400]	200
Data Set Up Time		tDS8	160			ns
Data Hold Time	D0~D7	tDH8	40			
RD Access Time	Terminals	tACC8		300	CL=100pF	
Output Disable Time		tOH8	0	120		

Note 14) Input signal rise time(t_r) and fall time(t_r) are less than 15ns.




fig.4 Bus Read / Write operation sequence (80 Type MPU)

·Display control timing characteristics (Both of 68 and 80 type MPU)

Input Timing			(VDD=5.0V±10%, Vss=0V, Ta=-20~+75°C)				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT	
"L" Level Pulse Width	tWLOSC2	35				us	
"H" Level Pulse Width	tWHOSC2	35] [
Rise Time	tr		30	150] [20	
Fall Time	tf		30	150] [ns	
FR Delay Time (NJU6570A Slave)	tDFR	-2.0		2.0		us	

-5 0\/+10% \/ee=0\/ Ta=_20~+75°C)

(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT	
"L" Level Pulse Width	tWLOSC2	70					
"H" Level Pulse Width	twhosc2	70				us	
Rise Time	tr		60	300] [
Fall Time	tf		60	300]	ns	
FR Delay Time (NJU6570 Slave)	tDFR	-4.0		4.0		us	

Output Timing

(VDD=5.0V±10%, Vss=0V, Ta=-20~+75°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
FR Delay Time (NJU6570 Master)	tDFR		0.2	0.4	CL=100pF	us

(VDD=2.4V~3.3V, Vss=0V, Ta=-20~+75°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
FR Delay Time (NJU6570 Master)	tDFR		0.4	0.8	C∟=100pF	us






fig. 5 Display control timing characteristics

LCD DRIVING WAVEFORM




APPLICATION CIRCUITS 1

- 68 type MPU Interface





- 80 type MPU Interface



■ APPLICATION CIRCUITS 2


(1) 16 x 61 dots Driving Application Circuits (NJU6570A Single Operation)





(2) 32 x 122 dots Driving Application Circuits (Common and Segment Drivers Extension by using two of NJU6570A)

(3) 16 x 141 dots Driving Application Circuits (Segment Drivers Extension by using NJU6451A)



MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co.,Ltd.