4 BIT SINGLE-CHIP MICROCONTROLLER

The μPD750108 is one of the 75XL series 4-bit single-chip microcontrollers, which provide data processing capability equal to that of an 8-bit microcontroller.

The μPD750108 is produced by replacing the main system clock oscillator of the μPD750008 with an RC oscillator, enabling operation at a relatively low voltage of 1.8 V. In addition, it is best suited to applications using batteries. The μPD750108(A) has a higher reliability than the μPD750108.

A built-in one-time PROM product, μPD75P0116, is also available. It is suitable for small-scale production and evaluation of application systems.

The following user's manual describes the details of the functions of the μPD750108. Be sure to read it before designing application systems.

μPD750108 User's Manual: U11330E

FEATURES

- Built-in RC oscillator
- Enables the immediate start of processing after the release of standby mode
- Capable of low-voltage operation: V_{DD} = 1.8 to 5.5 V
- Internal memory
  Program memory (ROM)
  : 4,096 × 8 bits (μPD750104 and μPD750104(A))
  : 6,144 × 8 bits (μPD750106 and μPD750106(A))
  : 8,192 × 8 bits (μPD750108 and μPD750108(A))
  Data memory (RAM)
  : 512 × 4 bits

- Function for specifying the instruction execution time (useful for saving power)
  4 μs, 8 μs, 16 μs, 64 μs (when operating at 1.0 MHz)
  2 μs, 4 μs, 8 μs, 32 μs (when operating at 2.0 MHz)
  122 μs (when operating at 32.768 kHz)
- Enhanced timer function (4 channels)
- Can be easily substituted for the μPD750008 because this product succeeds to the functions and instructions of the μPD750008.

APPLICATIONS

- μPD750104, μPD750106, and μPD750108
  Cameras, meters, and pagers
- μPD750104(A), μPD750106(A), and μPD750108(A)
  Electrical equipment for automobiles

The μPD750104, μPD750106, μPD750108, μPD750104(A), μPD750106(A), and μPD750108(A) differ only in quality grade. In this manual, the μPD750108 is described unless otherwise specified. Users of other than the μPD750108 should read μPD750108 as referring to the pertinent product.

When the description differs among μPD750104, μPD750106, and μPD750108, they also refer to the pertinent (A) products.

μPD750104 → μPD750104(A), μPD750106 → μPD750106(A), μPD750108 → μPD750108(A)

The information in this document is subject to change without notice.

ORDERING INFORMATION

Part number	Package	Quality grade
μPD750104CU-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
μPD750104GB-×××-3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	Standard
μPD750106CU-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
μPD750106GB-×××-3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	Standard
μPD750108CU-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
μPD750108GB-×××-3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	Standard
μPD750104CU(A)-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
μPD750104GB(A)-×××-3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm-pitch)	Special
μPD750106CU(A)-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
μPD750106GB(A)-×××-3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	Special
μPD750108CU(A)-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
μPD750108GB(A)-×××-3BS-MTX	44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	Special

Remark ××× is a mask ROM code number.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

DIFFERENCES BETWEEN μ**PD75010**× **AND** μ**PD75010**×**(A)**

Product number / Item	μPD750104 μPD750106 μPD750108	μPD750104(A) μPD750106(A) μPD750108(A)
Quality grade	Standard	Special

FUNCTIONS

Item			Function	
Command execution time			• 4, 8, 16, or 64 μs (when the main system clock operates at 1.0 MHz) • 2, 4, 8, or 32 μs (when the main system clock operates at 2.0 MHz) • 122 μs (when the subsystem clock operates at 32.768 kHz)	
Internal memory	ROM		4,096 × 8 bits (μPD750104)	
			6,144 × 8 bits (μPD750106)	
			8,192 × 8 bits (μPD750108)	
	RAM		512 × 4 bits	
General-purpose register			• When operating in 4 bits: 8 × 4 banks • When operating in 8 bits: 4 × 4 banks	
I/O port	CMOS input	8	Can incorporate 7 pull-up resistors that are specified with the software.	
	CMOS I/O	18	Can directly drive the LED. Can incorporate 18 pull-up resistors that are specified with the software.	
	N-ch open drain I/O	8	Can directly drive the LED. Can withstand 13 V. Can incorporate pull-up resistors that are specified with the mask option.	
	Total	34		
Timer			4 channels • 8-bit timer/event counter: 1 channel • 8-bit timer counter: 1 channel • Basic interval timer/watchdog timer: 1 channel • lock timer: 1 channel	
Serial interface			• Three-wire serial I/O mode ... switchable between the start LSB and the start MSB • Two-wire serial I/O mode • SBI mode	
Bit sequential buffer (BSB)			16 bits	
Clock output (PCL)			• Φ, 125, 62.5, or 15.6 kHz (when the main system clock operates at 1.0 MHz) • Φ, 250, 125, or 31.3 kHz (when the main system clock operates at 2.0 MHz)	
Buzzer output (BUZ)			• 2, 4, or 32 kHz (when the subsystem clock operates at 32.768 kHz) • 0.488, 0.977, or 7.813 kHz (when the main system clock operates at 1.0 MHz) • 0.977, 1.953, or 15.625 kHz (when the main system clock operates at 2.0 MHz)	
Vectored interrupt			External : 3 Internal : 4	
Test input			External : 1 Internal : 1	
System clock oscillator			• RC oscillator for main system clock (with external resistor and capacitor) • Crystal oscillator for subsystem clock	
Standby			STOP/HALT mode	
Operating ambient temperature range			T_A = -40 to +85 °C	
Supply voltage			V_{DD} = 1.8 to 5.5 V	
Package			42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)	

CONTENTS

1. PIN CONFIGURATION (TOP VIEW)

- **42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**

  μPD750104CU-$\times\times\times$, μPD750104CU(A)-$\times\times\times$

  μPD750106CU-$\times\times\times$, μPD750106CU(A)-$\times\times\times$

  μPD750108CU-$\times\times\times$, μPD750108CU(A)-$\times\times\times$

Pin	Signal		Pin	Signal
1	XT1		42	V$_{SS}$
2	XT2		41	P40
3	$\overline{\text{RESET}}$		40	P41
4	CL1		39	P42
5	CL2		38	P43
6	P33		37	P50
7	P32		36	P51
8	P31		35	P52
9	P30		34	P53
10	P81		33	P60/KR0
11	P80		32	P61/KR1
12	P03/SI/SB1		31	P62/KR2
13	P02/SO/SB0		30	P63/KR3
14	P01/$\overline{\text{SCK}}$		29	P70/KR4
15	P00/INT4		28	P71/KR5
16	P13/TI0		27	P72/KR6
17	P12/INT2		26	P73/KR7
18	P11/INT1		25	P20/PTO0
19	P10/INT0		24	P21/PTO1
20	IC		23	P22/PCL
21	V$_{DD}$		22	P23/BUZ

IC : Internally connected (Connect directly to V$_{DD}$.)

- **44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)**

  μPD750104GB-×××-3BS-MTX, μPD750104GB(A)-×××-3BS-MTX
  μPD750106GB-×××-3BS-MTX, μPD750106GB(A)-×××-3BS-MTX
  μPD750108GB-×××-3BS-MTX, μPD750108GB(A)-×××-3BS-MTX

Top pins (left to right): P73/KR7, P20/PTO0, P21/PTO1, P22/PCL, P23/BUZ, V_DD, IC, P10/INT0, P11/INT1, P12/INT2, NC (pins 44 43 42 41 40 39 38 37 36 35 34)

Left pins:
P72/KR6 — 1
P71/KR5 — 2
P70/KR4 — 3
P63/KR3 — 4
P62/KR2 — 5
P61/KR1 — 6
P60/KR0 — 7
P53 — 8
P52 — 9
P51 — 10
P50 — 11

Right pins:
33 — P13/TI0
32 — P00/INT4
31 — P01/$\overline{\text{SCK}}$
30 — P02/SO/SB0
29 — P03/SI/SB1
28 — P80
27 — P81
26 — P30
25 — P31
24 — P32
23 — P33

Bottom pins (left to right): NC, P43, P42, P41, P40, V_SS, XT1, XT2, $\overline{\text{RESET}}$, CL1, CL2 (pins 12 13 14 15 16 17 18 19 20 21 22)

IC : Internally connected (Connect directly to V_DD.)

PIN NAMES

BUZ	:	Buzzer Clock
CL1, CL2	:	Main System Clock (RC)
IC	:	Internally Connected
INT0, 1, 4	:	External Vectored Interrupt 0, 1, 4
INT2	:	External Test Input 2
KR0-KR7	:	Key Return 0-7
NC	:	No connection
P00-P03	:	Port 0
P10-P13	:	Port 1
P20-P23	:	Port 2
P30-P33	:	Port 3
P40-P43	:	Port 4
P50-P53	:	Port 5
P60-P63	:	Port 6

P70-P73	:	Port 7
P80, P81	:	Port 8
PCL	:	Programmable Clock
PTO0, PTO1	:	Programmable Timer Output 0, 1
$\overline{\text{RESET}}$	:	Reset
SB0, SB1	:	Serial Bus 0, 1
$\overline{\text{SCK}}$	:	Serial Clock
SI	:	Serial Input
SO	:	Serial Output
TI0	:	Timer Input 0
V_DD	:	Positive Power Supply
V_SS	:	Ground
XT1, XT2	:	Subsystem Clock (Crystal)

2. BLOCK DIAGRAM

Note The ROM capacity depends on the product.

3. PIN FUNCTIONS

3.1 Port Pins

Pin name	Input/output	Shared pin	Function	8-bit I/O	When reset	I/O circuit type[Note 1]
P00	Input	INT4	4-bit input port (PORT0). For P01 - P03, built-in pull-up resistors can be connected by software in units of 3 bits.	×	Input	Ⓑ
P01	I/O	$\overline{SCK}$				Ⓕ-A
P02	I/O	SO/SB0				Ⓕ-B
P03	I/O	SI/SB1				Ⓜ-C
P10	Input	INT0	4-bit input port (PORT1). Built-in pull-up resistors can be connected by software in units of 4 bits. A noise eliminator can be selected only when the P10/INT0 pin is used.	×	Input	Ⓑ-C
P11		INT1				
P12		INT2				
P13		TI0				
P20	I/O	PTO0	4-bit I/O port (PORT2). Built-in pull-up resistors can be connected by software in units of 4 bits.	×	Input	E-B
P21		PTO1				
P22		PCL				
P23		BUZ				
P30 - P33	I/O	-	Programmable 4-bit I/O port (PORT3). I/O can be specified bit by bit. Built-in pull-up resistors can be connected by software in units of 4 bits.	×	Input	E-B
P40 - P43[Note 2]	I/O	-	N-ch open-drain 4-bit I/O port (PORT4). A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 13 V in open-drain mode.	○	High level (when pull-up resistors are provided) or high impedance	M-D
P50 - P53[Note 2]	I/O	-	N-ch open-drain 4-bit I/O port (PORT5). A pull-up resistor can be provided bit by bit (mask option). Withstand voltage is 13 V in open-drain mode.		High level (when pull-up resistors are provided) or high impedance	M-D
P60	I/O	KR0	Programmable 4-bit I/O port (PORT6). I/O can be specified bit by bit. Built-in pull-up resistors can be connected by software in units of 4 bits.	○	Input	Ⓕ-A
P61		KR1				
P62		KR2				
P63		KR3				
P70	I/O	KR4	4-bit I/O port (PORT7). Built-in pull-up resistors can be connected by software in units of 4 bits.		Input	Ⓕ-A
P71		KR5				
P72		KR6				
P73		KR7				
P80	I/O	-	2-bit I/O port (PORT8). Built-in pull-up resistors can be connected by software in units of 2 bits.	×	Input	E-B
P81		-				

Notes 1. The circle (○) indicates the Schmitt trigger input.

2. When pull-up resistors that can be specified with the mask option are not incorporated (when pins are used as N-ch open-drain input ports), the input leak low current increases when an input instruction or bit operation instruction is executed.

3.2 Non-Port Pins

Pin name	Input/ output	Shared pin	Function	When reset	I/O circuit type[Note 1]
TI0	Input	P13	Inputs external event pulse to the timer/event counter	Input	Ⓑ-C
PTO0	Output	P20	Timer/event counter output	Input	E-B
PTO1		P21	Timer counter output		
PCL		P22	Clock output		
BUZ		P23	Arbitrary frequency output (for buzzer output or system clock trimming)		
$\overline{SCK}$	I/O	P01	Serial clock I/O	Input	Ⓕ-A
SO/SB0		P02	Serial data output Serial data bus I/O		Ⓕ-B
SI/SB1		P03	Serial data input Serial data bus I/O		Ⓜ-C
INT4	Input	P00	Edge detection vectored interrupt input (both rising and falling edges are detected)		Ⓑ
INT0	Input	P10	Edge detection vectored interrupt input (detection edge selectable). A noise eliminator can be selected when INT0/P10 is used. [Note 2]	Input	Ⓑ-C
INT1		P11	[Note 3]		
INT2	Input	P12	Rising edge detection testable input [Note 3]		
KR0 - KR3	Input	P60 - P63	Falling edge detection testable input	Input	Ⓕ-A
KR4 - KR7	Input	P70 - P73	Falling edge detection testable input	Input	Ⓕ-A
CL1	-	-	Pin for connecting a resistor (R) or capacitor (C) for main system clock oscillation. An external clock cannot be input.	-	-
CL2	-				
XT1	Input	-	Crystal connection pin for subsystem clock generation. When external clock signal is used, it is applied to XT1, and it reverse phase signal is applied to XT2. XT1 can be used as a 1-bit input (test).	-	-
XT2	-				
$\overline{RESET}$	Input	-	System reset input (active low)	-	Ⓑ
IC	-	-	Internally connected. (To be connected directly to V_{DD})	-	-
V_{DD}	-	-	Positive power supply	-	-
V_{SS}	-	-	Ground potential	-	-

**Notes 1.** The circle (◯) indicates the Schmitt trigger input.

     2. With a noise eliminator/asynchronously selectable

     3. Asynchronous

3.3 Pin Input/Output Circuits

The input/output circuit of each μPD750108 pin is shown below in a simplified manner.

(1/2)

Type A

CMOS input buffer

Type D

Push-pull output which can be set to high-impedance output (off for both P-ch and N-ch)

Type B

Schmitt trigger input with hysteresis

Type E-B

P.U.R.: Pull-Up Resistor

Type B-C

P.U.R.: Pull-Up Resistor

Type F-A

P.U.R.: Pull-Up Resistor

(2/2)

Type F-B

P.U.R.

P.U.R. enable

Output disable (P)

Data

Output disable

Output disable (N)

P-ch

P-ch

N-ch

IN/OUT

P.U.R.: Pull-Up Resistor

Type M-C

P.U.R.

P.U.R. enable

P-ch

IN/OUT

Data

Output disable

N-ch

P.U.R.: Pull-Up Resistor

Type M-D

P.U.R. (Mask option)

IN/OUT

Data

Output disable

Input instruction

P-ch

N-ch (Withstand voltage: +13 V)

P.U.R**Note**

Voltage restriction circuit

(Withstand voltage: +13 V)

P.U.R.: Pull-Up Resistor

Note Pull-up resistor that operates only when pull-up resistors that can be specified with the mask option are not incorporated and an input instruction is executed.
(When the pin is low, the current flows from V_{DD} to the pin.)

3.4　Connection of Unused Pins

Table 3-1.　Connection of Unused Pins

Pin name	Recommended connection
P00/INT4	To be connected to V_{SS} or V_{DD}
P01/$\overline{SCK}$	To be connected to V_{SS} or V_{DD} through a separate resistor
P02/SO/SB0	
P03/SI/SB1	To be connected to V_{SS}
P10/INT0 - P12/INT2	To be connected to V_{SS} or V_{DD}
P13/TI0	
P20/PTO0	Input state　　 : To be connected to V_{SS} or V_{DD} through a separate resistor Output state　: To be left open
P21/PTO1	
P22/PCL	
P23/BUZ	
P30 - P33	
P40 - P43	Input state　　 : To be connected to V_{SS} Output state　: To be connected to V_{SS} (Do not connect to a pull-up resistor specified with a mask option.)
P50 - P53	
P60/KR0 - P63/KR3	Input state　　 : To be connected to V_{SS} or V_{DD} through a separate resistor Output state　: To be left open
P70/KR4 - P73/KR7	
P80, P81	
XT1 **Note**	To be connected to V_{SS} or V_{DD}
XT2 **Note**	To be left open
IC	To be connected directly to V_{DD}

Note　When the subsystem clock is not used, set SOS.0 to 1 (not to use the built-in feedback resistor).

4. Mk I MODE/Mk II MODE SWITCH FUNCTION

4.1   Differences between Mk I Mode and Mk II Mode

The CPU of the μPD750108 has two modes (Mk I mode and Mk II mode) and which mode is used is selectable.
Bit 3 of the stack bank selection register (SBS) determines the mode.

- Mk I mode: This mode has the upward compatibility with the 75X series.
                It can be used in the 75XL CPUs having a ROM of up to 16 KB.
- Mk II mode: This mode is not compatible with the 75X series.
                It can be used in all 75XL CPUs, including those having a ROM of 16 KB or more.

Table 4-1 shows the differences between Mk I mode and Mk II mode.

Table 4-1.   Differences between Mk I Mode and Mk II Mode

	Mk I mode	Mk II mode
Number of stack bytes in a subroutine instruction	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	None	Available
CALL !addr instruction	3 machine cycles	4 machine cycles
CALLF !faddr instruction	2 machine cycles	3 machine cycles

Caution   Mk II mode can be used to support a program area larger than 16K bytes in the 75X series or 75XL series. This mode enhances a software compatibility with products whose program area is larger than 16K bytes. If Mk II mode is selected, when the subroutine call instruction is executed, the number of stack bytes (use area) will be increased by one byte for each stack, compared to Mk I mode. When a CALL !addr or CALLF !faddr instruction is executed, it takes one more machine cycle. Therefore, Mk I mode should be used for applications for which RAM efficiency or processing capabilities is more critical than a software compatibility.

4.2   Setting of the Stack Bank Selection Register (SBS)

The Mk I mode and Mk II mode are switched by stack bank selection register. Figure 4-1 shows the register configuration.

The stack bank selection register is set with a 4-bit memory operation instruction. To use the CPU in Mk I mode, initialize the register to 100$\times$B**Note** at the beginning of the program. To use the CPU in Mk II mode, initialize it to 000$\times$B**Note**.

Note   Specify the desired value in $\times$.

Figure 4-1.   Stack Bank Selection Register Format

Address   3   2   1   0   Symbol

| F84H | SBS3 | SBS2 | SBS1 | SBS0 | SBS |

Stack area designation

0	0	Memory bank 0
0	1	Memory bank 1
Other settings are inhibited.		

0	Bit 2 must be set to 0.

Mode switching designation

0	Mk II mode
1	Mk I mode

Caution   The CPU operates in Mk I mode after the $\overline{\text{RESET}}$ signal is issued, because bit 3 of SBS is set to 1. Set bit 3 of SBS to 0 (Mk II mode) to use the CPU in Mk II mode.

## 5. MEMORY CONFIGURATION

• **Program memory (ROM) : 4,096 $\times$ 8 bits (0000H-0FFFH): μPD750104**
  6,144 $\times$ 8 bits (0000H-17FFH): μPD750106
  8,192 $\times$ 8 bits (0000H-1FFFH): μPD750108

  • 0000H to 0001H
    Vector address table for holding the RBE and MBE values and program start address when a $\overline{\text{RESET}}$ signal is issued (allowing a reset start at an arbitrary address)
  • 0002H to 000DH
    Vector address table for holding the RBE and MBE values and program start address for each vectored interrupt (allowing interrupt processing to be started at an arbitrary address)
  • 0020H to 007FH
    Table area referenced by the GETI instruction[Note]

  Note   The GETI instruction requires only one byte to represent an arbitrary two-byte or three-byte instruction or two one-byte instructions, reducing the number of program bytes.

• **Data memory (RAM)**
  • Data area   : 512 $\times$ 4 bits (000H to 1FFH)
 • Peripheral hardware area: 128 $\times$ 4 bits (F80H to FFFH)

Figure 5-1. Program Memory Map (in μPD750104)

Note   Can be used only in the Mk II mode.

Remark   In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.

Figure 5-2. Program Memory Map (in µPD750106)

Address	7	6	5			0
0 0 0 0 H	MBE	RBE	0	Internal reset start address	(high-order 5 bits)	
				Internal reset start address	(low-order 8 bits)	
0 0 0 2 H	MBE	RBE	0	INTBT/INT4 start address	(high-order 5 bits)	
				INTBT/INT4 start address	(low-order 8 bits)	
0 0 0 4 H	MBE	RBE	0	INT0 start address	(high-order 5 bits)	
				INT0 start address	(low-order 8 bits)	
0 0 0 6 H	MBE	RBE	0	INT1 start address	(high-order 5 bits)	
				INT1 start address	(low-order 8 bits)	
0 0 0 8 H	MBE	RBE	0	INTCSI start address	(high-order 5 bits)	
				INTCSI start address	(low-order 8 bits)	
0 0 0 A H	MBE	RBE	0	INTT0 start address	(high-order 5 bits)	
				INTT0 start address	(low-order 8 bits)	
0 0 0 C H	MBE	RBE	0	INTT1 start address	(high-order 5 bits)	
				INTT1 start address	(low-order 8 bits)	

CALLF !faddr instruction entry address

Branch address of BR BCXA, BR BCDE, BR !addr, BRA !addr1**Note** or CALLA !addr1**Note** instruction

CALL !addr instruction subroutine entry address

BR $addr instruction relative branch address
{ -15 to -1, +2 to +16 }

BRCB !caddr instruction branch address

0 0 2 0 H

GETI instruction reference table

0 0 7 F H
0 0 8 0 H

Branch destination address and subroutine entry address when GETI instruction is executed

0 7 F F H
0 8 0 0 H

0 F F F H
1 0 0 0 H

BRCB !caddr instruction branch address

1 7 F F H

Note Can be used only in the Mk II mode.

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.

Figure 5-3. Program Memory Map (in μPD750108)

Address	7	6	5		0
0000H	MBE	RBE	0	Internal reset start address	(high-order 5 bits)
				Internal reset start address	(low-order 8 bits)
0002H	MBE	RBE	0	INTBT/INT4　start address	(high-order 5 bits)
				INTBT/INT4　start address	(low-order 8 bits)
0004H	MBE	RBE	0	INT0　start address	(high-order 5 bits)
				INT0　start address	(low-order 8 bits)
0006H	MBE	RBE	0	INT1　start address	(high-order 5 bits)
				INT1　start address	(low-order 8 bits)
0008H	MBE	RBE	0	INTCSI　start address	(high-order 5 bits)
				INTCSI　start address	(low-order 8 bits)
000AH	MBE	RBE	0	INTT0　start address	(high-order 5 bits)
				INTT0　start address	(low-order 8 bits)
000CH	MBE	RBE	0	INTT1　start address	(high-order 5 bits)
				INTT1　start address	(low-order 8 bits)
0020H				GETI instruction reference table	
007FH					
0080H					
07FFH					
0800H					
0FFFH					
1000H					
1FFFH					

CALLF !faddr instruction entry address

Branch address of BR BCXA, BR BCDE, BR !addr, BRA !addr1[Note] or CALLA !addr1[Note] instruction

CALL !addr instruction subroutine entry address

BR $addr instruction relative branch address
(-15 to -1, +2 to +16)

BRCB !caddr instruction branch address

Branch destination address and subroutine entry address when GETI instruction is executed

BRCB !caddr instruction branch address

Note Can be used only in the Mk II mode.

Remark In addition to the above, the BR PCDE and BR PCXA instructions can cause a branch to an address with only the 8 low-order bits of the PC changed.

19

NEC   *µ*PD750104, 750106, 750108, 750104(A), 750106(A), 750108(A)

Figure 5-4. Data Memory Map

	Data memory	Memory bank
Area for general-purpose register (000H – 01FH)	(32 × 4)	
		0
020H	256 × 4 (224 × 4)	
Data area Static RAM (512 × 4) / Stack area Note (0FFH – 100H)		
1FFH	256 × 4	1
	Not contained	
Peripheral hardware area (F80H – FFFH)	128 × 4	15

Note   Memory bank 0 or 1 can be selected as the stack area.

20

6. PERIPHERAL HARDWARE FUNCTIONS

6.1 Digital I/O Ports
The μPD750108 has the following three types of I/O port:

- 8 CMOS input pins (PORT0 and PORT1)
- 18 CMOS I/O pins (PORT2, PORT3, and PORT6 to PORT8)
- 8 N-ch open-drain I/O pins (PORT4 and PORT5)
  Total: 34 pins

Table 6-1. Digital Ports and Their Features

Port name	Function	Operation and feature		Remarks
PORT0	4-bit input	When the serial interface function is used, dual-function pins function as output pins in some operation modes.		Also used as INT4, $\overline{\text{SCK}}$, SO/SB0, or SI/SB1.
PORT1		4-bit input port		Also used as INT0, INTI, INT2 or TI0.
PORT2	4-bit I/O	Allows input or output mode setting in units of 4 bits.		Also used as PTO0, PTO1, PCL, or BUZ.
PORT3		Allows input or output mode setting in units of 1 bit.		-
PORT4	4-bit I/O (N-ch open-drain can withstand 13 V)	Allows input or output mode setting in units of 4 bits. Whether to use pull-up resistors can be specified bit by bit with the mask option.	Ports 4 and 5 can be paired, allowing data I/O in units of 8 bits.	
PORT5				
PORT6	4-bit I/O	Allows input or output mode setting in units of 1 bit.	Ports 6 and 7 can be paired, allowing data I/O in units of 8 bits.	Also used as one of KR0 to KR3.
PORT7		Allows input or output mode setting in units of 4 bits.		Also used as one of KR4 to KR7.
PORT8	2-bit I/O	Allows input or output mode setting in units of 2 bits.		-

6.2 Clock Generator
The clock generator generates clocks which are supplied to the peripheral hardware in the CPU. Figure 6-1 shows the configuration of the clock generator.

Operation of the clock generator is specified by the processor clock control register (PCC) and system clock control register (SCC).

The main system clock and subsystem clock are used.

The instruction execution time can be made variable.

- 4, 8, 16, or 64 μs (when the main system clock is at 1.0 MHz)
- 2, 4, 8, or 32 μs (when the main system clock is at 2.0 MHz)
- 122 μs (when the subsystem clock is at 32.768 kHz)

Figure 6-1. Clock Generator Block Diagram

Note   Instruction execution

Remarks 1. fcc = Main system clock frequency

   2. fxT = Subsystem clock frequency

   3. Φ = CPU clock

   4. PCC: Processor clock control register

   5. SCC: System clock control register

   6. One clock cycle (tcY) of the CPU clock (Φ) is equal to one machine cycle of an instruction.

6.3 Control Functions of Subsystem Clock Oscillator

The subsystem clock oscillator of the μPD750108 has two control functions to decrease the supply current.

- The function to select with the software whether to use the built-in feedback resistor**Note**
- The function to suppress the supply current by reducing the drive current of the built-in inverter when the supply voltage is high ($V_{DD} \geq 2.7$ V)

Note When the subsystem clock is not used, set SOS.0 to 1 (not to use the built-in feedback resistor), connect XT1 to V_{SS} or V_{DD}, and open XT2. This makes it possible to reduce the supply current required by the subsystem clock oscillator.

Each function can be used by switching bits 0 and 1 in the sub-oscillator control register (SOS). (See **Figure 6-2.**)

Figure 6-2. Subsystem Clock Oscillator

6.4 Clock Output Circuit

The clock output circuit outputs a clock pulse from the P22/PCL pin. This clock pulse is used for remote control waveform output, peripheral LSIs, etc.

- Clock output (PCL):　Φ, 125, 62.5, or 15.6 kHz (at 1.0 MHz)
- 　　　　　　　　　　　Φ, 250, 125, or 31.3 kHz (at 2.0 MHz)

Figure 6-3. Clock Output Circuit Configuration

Remark Measures are taken to prevent outputting a narrow pulse when selecting clock output enable/disable.

6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has these functions:

- Interval timer operation which generates a reference timer interrupt
- Operation as a watchdog timer for detecting program crashes and resetting the CPU
- Selection of wait time for releasing the standby mode and counting the wait time
- Reading out the count value

Figure 6-4. Block Diagram of the Basic Interval Timer/Watchdog Timer

Note Instruction execution

6.6   Clock Timer

The μPD750108 contains one channel for a clock timer. The clock timer provides the following functions:

- Sets the test flag (IRQW) with a 0.5 sec interval (when WM0 = 1).
- The standby mode can be released by IRQW.
- The 0.5 second interval can be generated from the subsystem clock (32.768 kHz).
- The time interval can be made 128 times faster by selecting the fast mode. This is convenient for program debugging, testing, etc.
- Any of the frequencies ($f_W/2^4$, $f_W/2^3$, or f_W can be output to the P23/BUZ pin. This can be used for beep and system clock frequency trimming.
- The clock can be started from zero seconds by clearing the frequency divider.

Figure 6-5. Clock Timer Block Diagram

Note   When a frequency-divided main system clock is used, 32.768 kHz cannot be selected as the source clock frequency.

Remark   The values in parentheses in the figure above are for f_{CC} = 1.0 MHz, f_{XT} = 32.768 kHz.

6.7   Timer/Event Counter

The μPD750108 contains one channel for a timer/event counter and one channel for a timer counter. Figures 6-6 and 6-7 show their configurations.

The timer/event counter provides the following functions:

- Programmable interval timer operation
- Outputs square-wave signal of an arbitrary frequency to the PTOn pin (n = 0, 1)
- Event counter operation (channel 0 only)
- Divides the TI0 pin input by N and outputs to the PTO0 pin (frequency divider operation) (channel 0 only)
- Supplies serial shift clock to the serial interface circuit (channel 0 only)
- Count read function

Figure 6-6. Timer/Event Counter Block Diagram

Note Instruction execution

Figure 6-7. Timer Counter Block Diagram

Note Instruction execution

6.8 Serial Interface

μPD750108 has an 8-bit synchronous serial interface. The serial interface has the following four types of mode.

- Operation stop mode
- Three-wire serial I/O mode
- Two-wire serial I/O mode
- SBI mode

Figure 6-8. Serial Interface Block Diagram

6.9 Bit Sequential Buffer: 16 Bits

The bit sequential buffer (BSB) is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially updated by bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.

Figure 6-9. Bit Sequential Buffer Format

Remarks 1. In pmem.@L addressing, bit specification is shifted according to the L register.
2. In pmem.@L addressing, the bit sequential buffer can be manipulated at any time regardless of MBE/MBS specification.

7. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

The μPD750108 has seven interrupt sources and two test sources. One test source, INT2, has two types of edge detection testable input pins.

The interrupt control circuit of the μPD750108 has the following functions.

(1) Interrupt functions
- Hardware controlled vectored interrupt function which can control whether or not to accept an interrupt using the interrupt flag (IE×××) and interrupt master enable flag (IME).
- The interrupt start address can be set arbitrarily.
- Multiple interrupt function which can specify the priority by the interrupt priority specification register (IPS)
- Test function of an interrupt request flag (IRQ×××)
  (The software can confirm that an interrupt occurred.)
- Release of the standby mode (Interrupts released by an interrupt enable flag can be selected.)

(2) Test functions
- Whether test request flags (IRQ×××) are issued can be checked with software.
- Release of the standby mode (A test source to be released can be selected with test enable flags.)

Figure 7-1. Interrupt Control Circuit Block Diagram

Note   Noise eliminator (Standby release is not possible when the noise eliminator is selected.)

8. STANDBY FUNCTION

The μPD750108 has two different standby modes (STOP mode and HALT mode) to reduce power dissipation while waiting for program execution.

Table 8-1. Standby Mode Statuses

| Item Mode		STOP mode	HALT mode
Instruction for setting		STOP instruction	HALT instruction
System clock for setting		Can be set only when operating on the main system clock.	Can be set either with the main system clock or the subsystem clock.
Opera-tion status	Clock oscillator	The main system clock stops its operation.	Only the CPU clock Φ stops its operation (oscillation continues).
	Basic interval timer/watchdog timer	Does not operate.	Can operate only at main system clock oscillation. BT mode : IRQBT is set at the reference interval. WT mode : A reset signal is generated when the BT overflows.
	Serial interface	Can operate only when the external $\overline{SCK}$ input is selected for the serial clock.	Can operate only when external $\overline{SCK}$ input is selected as the serial clock or at main system clock oscillation.
	Timer/event counter	Can operate only when the TI0 pin input is selected for the count clock.	Can operate only when TI0 pin input is specified as the count clock or at main system clock oscillation.
	Timer counter	Does not operate.	Can operate.**Note 1**
	Clock timer	Can operate when f_{XT} is selected as the count clock.	Can operate.
	External interrupt	INT1, INT2, and INT4 can operate. Only INT0 cannot operate.**Note 2**	
	CPU	Does not operate.	
Release signal		An interrupt request signal from hardware whose operation is enabled by the interrupt enable flag or the generation of a $\overline{RESET}$ signal	

Notes 1. Operation is possible only when the main system clock operates.

     2. Operation is possible only when the noise eliminator is not selected by bit 2 of the edge detection mode register (IM0) (when IM02 = 1).

9. RESET FUNCTION

The μPD750108 is reset with the external reset signal ($\overline{\text{RESET}}$) or the reset signal received from the basic interval timer/watchdog timer. When either reset signal is input, the internal reset signal is generated. Figure 9-1 shows the configuration of the reset circuit.

Figure 9-1. Configuration of Reset Functions

When the $\overline{\text{RESET}}$ signal is generated, all hardware is initialized as indicated in Table 9-1. Figure 9-2 shows the reset operation timing.

Figure 9-2. Reset Operation by Generation of $\overline{\text{RESET}}$ Signal

Note   56/fcc (28 μs at 2.0 MHz, 56 μs at 1.0 MHz)

Table 9-1. Status of the Hardware after a Reset (1/2)

Hardware			Generation of a $\overline{\text{RESET}}$ signal in a standby mode	Generation of a $\overline{\text{RESET}}$ signal during operation
Program counter (PC)	μPD750104		4 low-order bits at address 0000H in program memory are set in PC bits 11 to 8, and the data at address 0001H are set in PC bits 7 to 0.	4 low-order bits at address 0000H in program memory are set in PC bits 11 to 8, and the data at address 0001H are set in PC bits 7 to 0.
	μPD750106, 750108		5 low-order bits at address 0000H in program memory are set in PC bits 12 to 8, and the data at address 0001H are set in PC bits 7 to 0.	5 low-order bits at address 0000H in program memory are set in PC bits 12 to 8, and the data at address 0001H are set in PC bits 7 to 0.
PSW	Carry flag (CY)		Held	Undefined
	Skip flags (SK0 to SK2)		0	0
	Interrupt status flags (IST0, IST1)		0	0
	Bank enable flags (MBE, RBE)		Bit 6 at address 0000H in program memory is set in RBE, and bit 7 is set in MBE.	Bit 6 at address 0000H in program memory is set in RBE, and bit 7 is set in MBE.
Stack pointer (SP)			Undefined	Undefined
Stack bank selection register (SBS)			1000B	1000B
Data memory (RAM)			Held	Undefined
General-purpose registers (X, A, H, L, D, E, B, C)			Held	Undefined
Bank selection register (MBS, RBS)			0, 0	0, 0
Basic interval timer/watchdog timer	Counter (BT)		Undefined	Undefined
	Mode register (BTM)		0	0
	Watchdog timer enable flag (WDTM)		0	0
Timer/event counter	Counter (T0)		0	0
	Modulo register (TMOD0)		FFH	FFH
	Mode register (TM0)		0	0
	TOE0, TOUT flip-flop		0, 0	0, 0
Timer counter	Counter (T1)		0	0
	Modulo register (TMOD1)		FFH	FFH
	Mode register (TM1)		0	0
	TOE1, TOUT flip-flop		0, 0	0, 0
Clock timer	Mode register (WM)		0	0
Serial interface	Shift register (SIO)		Held	Undefined
	Operation mode register (CSIM)		0	0
	SBI control register (SBIC)		0	0
	Slave address register (SVA)		Held	Undefined

Table 9-1. Status of the Hardware after a Reset (2/2)

Hardware		Generation of a $\overline{\text{RESET}}$ signal in a standby mode	Generation of a $\overline{\text{RESET}}$ signal during operation
Clock generator, clock output circuit	Processor clock control register (PCC)	0	0
	System clock control register (SCC)	0	0
	Clock output mode register (CLOM)	0	0
Sub-oscillator control register (SOS)		0	0
Interrupt	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)
	Interrupt enable flag (IE×××)	0	0
	Priority selection register (IPS)	0	0
	INT0, INT1, and INT2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0
Digital ports	Output buffer	Off	Off
	Output latch	Clear (0)	Clear (0)
	I/O mode registers (PMGA, PMGB, PMGC)	0	0
	Pull-up resistor specification registers (POGA, POGB)	0	0
Bit sequential buffers (BSB0 to BSB3)		Held	Undefined

10. MASK OPTION

The μPD750108 has the following mask options:

• Mask option of P40 to P43 and P50 to P53
  Can specify whether to incorporate the pull-up resistor.
  ① The pull-up resistor is incorporated bit by bit.
  ② The pull-up resistor is not incorporated.

• Mask option of standby function
  Can specify the wait time when STOP mode was released by an interrupt.
  ① $2^9/f_{CC}$ (256 μs at 2.0 MHz, 512 μs at 1.0 MHz)
  ② No wait

• Mask option of subsystem clock
  Can specify whether to enable the built-in feedback resistor.
  ① The built-in feedback resistor is enabled (it is turned on or off by software).
  ② The built-in feedback resistor is disabled (it is cut by hardware).

11. INSTRUCTION SET

(1) Operand identifier and its descriptive method

The operands are described in the operand column of each instruction according to the descriptive method for the operand format of the appropriate instructions. (For details, refer to the **RA75X Assembler Package User's Manual: Language** (EEU-1363).) For descriptions in which alternatives exist, one element should be selected. Capital letters and plus and minus signs are keywords; therefore, they should be described as they are.

For immediate data, the appropriate numerical values or labels should be described.

The symbols of register flags can be used as a label instead of mem, fmem, pmem, and bit. (For details, refer to the μ**PD750108 User's Manual** (U11330E).) However, there are some restrictions on usable labels for fmem and pmem.

Representation format	Description
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2 rp' rp'1	XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'
rpa rpa1	HL, HL+, HL-, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem bit	8-bit immediate data or label**Note** 2-bit immediate data or label
fmem pmem	FB0H - FBFH, FF0H - FFFH immediate data or label FC0H - FFFH immediate data or label
addr	0000H - 0FFFH immediate data or label (μPD750104) 0000H - 17FFH immediate data or label (μPD750106) 0000H - 1FFFH immediate data or label (μPD750108)
addr1(for Mk II mode only)	0000H - 0FFFH immediate data or label (μPD750104) 0000H - 17FFH immediate data or label (μPD750106) 0000H - 1FFFH immediate data or label (μPD750108)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H - 7FH immediate data (however, bit 0 = 0) or label
PORTn IE××× RBn MBn	PORT0 - PORT8 IEBT, IET0, IET1, IE0 - IE2, IE4, IECSI, IEW RB0 - RB3 MB0, MB1, MB15

Note Only even address can be specified for 8-bit data processing.

(2) Symbol definitions in operation description

A	:	A register; 4-bit accumulator
B	:	B register
C	:	C register
D	:	D register
E	:	E register
H	:	H register
L	:	L register
X	:	X register
XA	:	Register pair (XA); 8-bit accumulator
BC	:	Register pair (BC)
DE	:	Register pair (DE)
HL	:	Register pair (HL)
XA'	:	Extended register pair (XA')
BC'	:	Extended register pair (BC')
DE'	:	Extended register pair (DE')
HL'	:	Extended register pair (HL')
PC	:	Program counter
SP	:	Stack pointer
CY	:	Carry flag; Bit accumulator
PSW	:	Program status word
MBE	:	Memory bank enable flag
RBE	:	Register bank enable flag
PORTn	:	Port n (n = 0 to 8)
IME	:	Interrupt master enable flag
IPS	:	Interrupt priority specification register
IE××	:	Interrupt enable flag
RBS	:	Register bank selection register
MBS	:	Memory bank selection register
PCC	:	Processor clock control register
.	:	Address bit delimiter
(××)	:	Contents addressed by ××
××H	:	Hexadecimal data

(3) Symbols used for the addressing area column

* 1	MB = MBE • MBS (MBS = 0, 1, 15)	Data memory addressing
* 2	MB = 0	
* 3	MBE = 0 : MB = 0 (000H - 07FH), MB = 15 (F80H - FFFH) MBE = 1 : MB = MBS (MBS = 0, 1, 15)	
* 4	MB = 15, fmem = FB0H - FBFH, FF0H - FFFH	
* 5	MB = 15, pmem = FC0H - FFFH	
* 6	addr = 0000H - 0FFFH (μPD750104), 0000H - 17FFH (μPD750106) 0000H - 1FFFH (μPD750108)	Program memory addressing
* 7	addr, addr1 = (Current PC) - 15 to (Current PC) - 1 (Current PC) + 2 to (Current PC) + 16	

* 8	caddr = 0000H - 0FFFH (μPD750104)
	
	      0000H - 0FFFH (PC$_{12}$ = 0: μPD750106, 750108)
	
	      1000H - 17FFH (PC$_{12}$ = 1: μPD750106)
	
	      1000H - 1FFFH (PC$_{12}$ = 1: μPD750108)	

* 9	faddr = 0000H - 07FFH	
* 10	taddr = 0020H - 007FH	

* 11	Mk II mode only
	
	addr1 = 0000H - 0FFFH (μPD750104)
	
	      0000H - 17FFH (μPD750106)
	
	      0000H - 1FFFH (μPD750108)	

Remarks 1. MB indicates the memory bank that can be accessed.
   2. For *2, MB = 0 regardless of MBE and MBS settings.
   3. For *4 and *5, MB = 15 regardless of MBE and MBS settings.
   4. For *6 to *11, each addressable area is indicated.

(4) Description of machine cycle column

S indicates the number of machine cycles necessary for skipping any skip instruction. The value of S changes as follows:
- When no skip is performed   : S = 0
- When a 1-byte or 2-byte instruction is skipped : S = 1
- When a 3-byte instruction[Note] is skipped   : S = 2

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr, and CALLA !addr1 instructions.

Caution   The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle (= t$_{CY}$) of the CPU clock (Φ), and four types of times are available for selection according to the PCC setting.

Group	Mne-monic	Operand	Bytes	Machining cycle	Operation	Addressing area	Skip condition
Transfer	MOV	A, #n4	1	1	A ← n4		String A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		String A
		HL, #n8	2	2	HL ← n8		String B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	A ← (HL)	*1	
		A, @HL+	1	2 + S	A ← (HL), then L ← L + 1	*1	L = 0
		A, @HL-	1	2 + S	A ← (HL), then L ← L - 1	*1	L = FH
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	XA ← (HL)	*1	
		@HL, A	1	1	(HL) ← A	*1	
		@HL, XA	2	2	(HL) ← XA	*1	
		A, mem	2	2	A ← (mem)	*3	
		XA, mem	2	2	XA ← (mem)	*3	
		mem, A	2	2	(mem) ← A	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	A ← reg		
		XA, rp'	2	2	XA ← rp'		
		reg1, A	2	2	reg1 ← A		
		rp'1, XA	2	2	rp'1 ← XA		
	XCH	A, @HL	1	1	A ↔ (HL)	*1	
		A, @HL+	1	2 + S	A ↔ (HL), then L ← L + 1	*1	L = 0
		A, @HL-	1	2 + S	A ↔ (HL), then L ← L - 1	*1	L = FH
		A, @rpa1	1	1	A ↔ (rpa1)	*2	
		XA, @HL	2	2	XA ↔ (HL)	*1	
		A, mem	2	2	A ↔ (mem)	*3	
		XA, mem	2	2	XA ↔ (mem)	*3	
		A, reg1	1	1	A ↔ reg1		
		XA, rp'	2	2	XA ↔ rp'		
Table reference	MOVT	XA, @PCDE	1	3	• μ**PD750104** XA ← $(PC_{11-8} + DE)$ ROM • μ**PD750106, 750108** XA ← $(PC_{12-8} + DE)$ ROM		
		XA, @PCXA	1	3	• μ**PD750104** XA ← $(PC_{11-8} + XA)$ ROM • μ**PD750106, 750108** XA ← $(PC_{12-8} + XA)$ ROM		
		XA, @BCDE	1	3	XA ← (BCDE) ROM**Note**	*6	
		XA, @BCXA	1	3	XA ← (BCXA) ROM**Note**	*6	

Note Set register B to 0 in the μPD750104. Only the LSB is valid in register B in the μPD750106 and μPD750108.

Group	Mnemonic	Operand	Bytes	Machining cycle	Operation	Addressing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	CY $\leftarrow$ (fmem.bit)	*4	
		CY, pmem.@L	2	2	CY $\leftarrow$ (pmem$_{7-2}$ + L$_{3-2}$.bit(L$_{1-0}$))	*5	
		CY, @H+mem.bit	2	2	CY $\leftarrow$ (H + mem$_{3-0}$.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) $\leftarrow$ CY	*4	
		pmem.@L, CY	2	2	(pmem$_{7-2}$ + L$_{3-2}$.bit(L$_{1-0}$)) $\leftarrow$ CY	*5	
		@H+mem.bit, CY	2	2	(H + mem$_{3-0}$.bit) $\leftarrow$ CY	*1	
Arithmetic	ADDS	A, #n4	1	1 + S	A $\leftarrow$ A + n4		carry
		XA, #n8	2	2 + S	XA $\leftarrow$ XA + n8		carry
		A, @HL	1	1 + S	A $\leftarrow$ A + (HL)	*1	carry
		XA, rp'	2	2 + S	XA $\leftarrow$ XA + rp'		carry
		rp'1, XA	2	2 + S	rp'1 $\leftarrow$ rp'1 + XA		carry
	ADDC	A, @HL	1	1	A, CY $\leftarrow$ A + (HL) + CY	*1	
		XA, rp'	2	2	XA, CY $\leftarrow$ XA + rp' + CY		
		rp'1, XA	2	2	rp'1, CY $\leftarrow$ rp'1 + XA + CY		
	SUBS	A, @HL	1	1 + S	A $\leftarrow$ A - (HL)	*1	borrow
		XA, rp'	2	2 + S	XA $\leftarrow$ XA - rp'		borrow
		rp'1, XA	2	2 + S	rp'1 $\leftarrow$ rp'1 - XA		borrow
	SUBC	A, @HL	1	1	A, CY $\leftarrow$ A - (HL) - CY	*1	
		XA, rp'	2	2	XA, CY $\leftarrow$ XA - rp' - CY		
		rp'1, XA	2	2	rp'1, CY $\leftarrow$ rp'1 - XA - CY		
	AND	A, #n4	2	2	A $\leftarrow$ A $\wedge$ n4		
		A, @HL	1	1	A $\leftarrow$ A $\wedge$ (HL)	*1	
		XA, rp'	2	2	XA $\leftarrow$ XA $\wedge$ rp'		
		rp'1, XA	2	2	rp'1 $\leftarrow$ rp'1 $\wedge$ XA		
	OR	A, #n4	2	2	A $\leftarrow$ A $\vee$ n4		
		A, @HL	1	1	A $\leftarrow$ A $\vee$ (HL)	*1	
		XA, rp'	2	2	XA $\leftarrow$ XA $\vee$ rp'		
		rp'1, XA	2	2	rp'1 $\leftarrow$ rp'1 $\vee$ XA		
	XOR	A, #n4	2	2	A $\leftarrow$ A $\veebar$ n4		
		A, @HL	1	1	A $\leftarrow$ A $\veebar$ (HL)	*1	
		XA, rp'	2	2	XA $\leftarrow$ XA $\veebar$ rp'		
		rp'1, XA	2	2	rp'1 $\leftarrow$ rp'1 $\veebar$ XA		
Accumulator manipulation	RORC	A	1	1	CY $\leftarrow$ A$_0$, A$_3 \leftarrow$ CY, A$_{n-1} \leftarrow$ A$_n$		
	NOT	A	2	2	A $\leftarrow$ $\overline{A}$		
Increment/ decrement	INCS	reg	1	1 + S	reg $\leftarrow$ reg + 1		reg = 0
		rp1	1	1 + S	rp1 $\leftarrow$ rp1 + 1		rp1 = 00H
		@HL	2	2 + S	(HL) $\leftarrow$ (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	(mem) $\leftarrow$ (mem) + 1	*3	(mem) = 0
	DECS	reg	1	1 + S	reg $\leftarrow$ reg - 1		reg = FH
		rp'	2	2 + S	rp' $\leftarrow$ rp' - 1		rp' = FFH

Group	Mne-monic	Operand	Bytes	Machin-ing cycle	Operation	Address-ing area	Skip condition
Compari-son	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 + S	Skip if XA = rp'		XA = rp'
Carry flag manipula-tion	SET1	CY	1	1	$CY \leftarrow 1$		
	CLR1	CY	1	1	$CY \leftarrow 0$		
	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory bit manipula-tion	SET1	mem.bit	2	2	$(mem.bit) \leftarrow 1$	*3	
		fmem.bit	2	2	$(fmem.bit) \leftarrow 1$	*4	
		pmem. @L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	$(H + mem_{3-0}.bit) \leftarrow 1$	*1	
	CLR1	mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
		fmem.bit	2	2	$(fmem.bit) \leftarrow 0$	*4	
		pmem. @L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	$(H + mem_{3-0}.bit) \leftarrow 0$	*1	
	SKT	mem.bit	2	2 + S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem. @L	2	2 + S	Skip if $(pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$ = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if $(H + mem_{3-0}.bit)$ = 1	*1	(@H + mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem. @L	2	2 + S	Skip if $(pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$ = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2 + S	Skip if $(H + mem_{3-0}.bit)$ = 0	*1	(@H + mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem. @L	2	2 + S	Skip if $(pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$ = 1 and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2 + S	Skip if $(H + mem_{3-0}.bit)$ = 1 and clear	*1	(@H + mem.bit) = 1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \wedge (fmem.bit)$	*4	
		CY, pmem. @L	2	2	$CY \leftarrow CY \wedge (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \wedge (H + mem_{3-0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \vee (fmem.bit)$	*4	
		CY, pmem. @L	2	2	$CY \leftarrow CY \vee (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \vee (H + mem_{3-0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	$CY \leftarrow CY \veebar (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \veebar (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \veebar (H + mem_{3-0}.bit)$	*1	

45

Group	Mne-monic	Operand	Bytes	Machin-ing cycle	Operation	Address-ing area	Skip condition
Branch	BR **Note**	addr	-	-	• μ**PD750104** $PC_{11-0} \leftarrow$ addr ⌈The assembler selects the most adequate instruction from BR !addr, BRCB !caddr, or BR $addr.⌋ • μ**PD750106, 750108** $PC_{12-0} \leftarrow$ addr ⌈The assembler selects the most adequate instruction from BR !addr, BRCB !caddr, or BR $addr.⌋	*6	
		addr1	-	-	• μ**PD750104** $PC_{11-0} \leftarrow$ addr1 ⌈The assembler selects the most adequate instruction from instructions below. • BR !addr • BRA !addr1 • BRCB !caddr • BR $addr1 ⌋ • μ**PD750106**, **750108** $PC_{12-0} \leftarrow$ addr1 ⌈The assembler selects the most adequate instruction from instructions below. • BR !addr • BRA !addr1 • BRCB !caddr • BR $addr1 ⌋	*11	
		!addr	3	3	• μ**PD750104** $PC_{11-0} \leftarrow$ addr • μ**PD750106, 750108** $PC_{12-0} \leftarrow$ addr	*6	
		$addr	1	2	• μ**PD750104** $PC_{11-0} \leftarrow$ addr • μ**PD750106, 750108** $PC_{12-0} \leftarrow$ addr	*7	
		$addr1	1	2	• μ**PD750104** $PC_{11-0} \leftarrow$ addr1 • μ**PD750106, 750108** $PC_{12-0} \leftarrow$ addr1		

Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne-monic	Operand	Bytes	Machin-ing cycle	Operation	Address-ing area	Skip condition
Branch	BR	PCDE	2	3	• **μPD750104** $PC_{11-0} \leftarrow PC_{11-8} + DE$ • **μPD750106, 750108** $PC_{12-0} \leftarrow PC_{12-8} + DE$		
		PCXA	2	3	• **μPD750104** $PC_{11-0} \leftarrow PC_{11-8} + XA$ • **μPD750106, 750108** $PC_{12-0} \leftarrow PC_{12-8} + XA$		
		BCDE	2	3	• **μPD750104** $PC_{11-0} \leftarrow BCDE$**Note 1** • **μPD750106, 750108** $PC_{12-0} \leftarrow BCDE$**Note 2**	*6	
		BCXA	2	3	• **μPD750104** $PC_{11-0} \leftarrow BCXA$**Note 1** • **μPD750106, 750108** $PC_{12-0} \leftarrow BCXA$**Note 2**	*6	
	BRA**Note 3**	!addr1	3	3	• **μPD750104** $PC_{11-0} \leftarrow addr1$ • **μPD750106, 750108** $PC_{12-0} \leftarrow addr1$	*11	
	BRCB	!caddr	2	2	• **μPD750104** $PC_{11-0} \leftarrow caddr_{11-0}$ • **μPD750106, 750108** $PC_{12-0} \leftarrow PC_{12} + caddr_{11-0}$	*8	
Subrou-tine stack control	CALLA**Note 3**	!addr1	3	3	• **μPD750104** $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow 0, 0, 0, 0$ $PC_{11-0} \leftarrow addr1, SP \leftarrow SP - 6$ • **μPD750106, 750108** $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $(SP - 6) (SP - 3) (SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $PC_{12-0} \leftarrow addr1, SP \leftarrow SP - 6$	*11	

Notes 1. Set register B to 0.

    2. Only the LSB is valid in register B.

    3. The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne-monic	Operand	Bytes	Machin-ing cycle	Operation	Address-ing area	Skip condition
Subrou-tine stack control	CALL**Note**	!addr	3	3	• μ**PD750104** $(SP - 3) \leftarrow$ MBE, RBE, 0, 0 $(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$ $PC_{11-0} \leftarrow$ addr, $SP \leftarrow SP - 4$ • μ**PD750106, 750108** $(SP - 3) \leftarrow$ MBE, RBE, 0, PC_{12} $(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$ $PC_{12-0} \leftarrow$ addr, $SP \leftarrow SP - 4$	*6	
				4	• μ**PD750104** $(SP - 2) \leftarrow \times, \times,$ MBE, RBE $(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow$ 0, 0, 0, 0 $PC_{11-0} \leftarrow$ addr, $SP \leftarrow SP - 6$ • μ**PD750106, 750108** $(SP - 2) \leftarrow \times, \times,$ MBE, RBE $(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow$ 0, 0, 0, PC_{12} $PC_{12-0} \leftarrow$ addr, $SP \leftarrow SP - 6$		
	CALLF**Note**	!faddr	2	2	• μ**PD750104** $(SP - 3) \leftarrow$ MBE, RBE, 0, 0 $(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$ $PC_{11-0} \leftarrow$ 0 + faddr, $SP \leftarrow SP - 4$ • μ**PD750106, 750108** $(SP - 3) \leftarrow$ MBE, RBE, 0, PC_{12} $(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$ $PC_{12-0} \leftarrow$ 00 + faddr, $SP \leftarrow SP - 4$	*9	
				3	• μ**PD750104** $(SP - 2) \leftarrow \times, \times,$ MBE, RBE $(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow$ 0, 0, 0, 0 $PC_{11-0} \leftarrow$ 0 + faddr, $SP \leftarrow SP - 6$ • μ**PD750106, 750108** $(SP - 2) \leftarrow \times, \times,$ MBE, RBE $(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow$ 0, 0, 0, PC_{12} $PC_{12-0} \leftarrow$ 00 + faddr, $SP \leftarrow SP - 6$		

Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne-monic	Operand	Bytes	Machin-ing cycle	Operation	Address-ing area	Skip condition
Subrou-tine stack control	RET**Note**		1	3	• μ**PD750104** $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ MBE, RBE, 0, 0 $\leftarrow (SP+1)$, SP $\leftarrow$ SP + 4 • μ**PD750106, 750108** $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ MBE, RBE, 0, $PC_{12} \leftarrow (SP+1)$ SP $\leftarrow$ SP + 4		
				3	• μ**PD750104** $\times, \times$, MBE, RBE $\leftarrow (SP+4)$ 0, 0, 0, 0 $\leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ SP $\leftarrow$ SP + 6 • μ**PD750106, 750108** $\times, \times$, MBE, RBE $\leftarrow (SP+4)$ MBE, 0, 0, $PC_{12} \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ SP $\leftarrow$ SP + 6		
	RETS**Note**		1	3 + S	• μ**PD750104** MBE, RBE, 0, 0 $\leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ SP $\leftarrow$ SP + 4 then skip unconditionally • μ**PD750106, 750108** MBE, RBE, 0 $\leftarrow PC_{12} \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ SP $\leftarrow$ SP + 4 then skip unconditionally		Uncondition
				3 + S	• μ**PD750104** 0, 0, 0, 0 $\leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ $\times, \times$, MBE, RBE $\leftarrow (SP+4)$ SP $\leftarrow$ SP + 6 then skip unconditionally • μ**PD750106, 750108** 0, 0, 0, $PC_{12} \leftarrow (SP+1)$ $PC_{11-0} \leftarrow (SP)(SP+3)(SP+2)$ $\times, \times$, MBE, RBE $\leftarrow (SP+4)$ SP $\leftarrow$ SP + 4 then skip unconditionally		

Note The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

Group	Mne-monic	Operand	Bytes	Machining cycle	Operation	Addressing area	Skip condition
Subroutine stack control	RETI[Note 1]		1	3	• μ**PD750104** MBE, RBE, 0, 0 ← (SP + 1) PC_{11-0} ← (SP) (SP + 3) (SP + 2) PSW ← (SP + 4) (SP + 5), SP ← SP + 6 • μ**PD750106, 750108** MBE, RBE, 0, PC_{12} ← (SP + 1) PC_{11-0} ← (SP) (SP + 3) (SP + 2) PSW ← (SP + 4) (SP + 5), SP ← SP + 6 • μ**PD750104** 0, 0, 0, 0 ← (SP + 1) PC_{11-0} ← (SP) (SP + 3) (SP + 2) PSW ← (SP + 4) (SP + 5), SP ← SP + 6 • μ**PD750106, 750108** 0, 0, 0, PC_{12} ← (SP + 1) PC_{11-0} ← (SP) (SP + 3) (SP + 2) PSW ← (SP + 4) (SP + 5), SP ← SP + 6		
	PUSH	rp	1	1	(SP - 1)(SP - 2) ← rp, SP ← SP - 2		
		BS	2	2	(SP - 1) ← MBS, (SP - 2) ← RBS, SP ← SP - 2		
	POP	rp	1	1	rp ← (SP + 1)(SP), SP ← SP + 2		
		BS	2	2	MBS ← (SP + 1), RBS ← (SP), SP ← SP + 2		
Interrupt control	EI		2	2	IME (IPS.3) ← 1		
		IE×××	2	2	IE××× ← 1		
	DI		2	2	IME (IPS.3) ← 0		
		IE×××	2	2	IE××× ← 0		
Input/output	IN[Note 2]	A, PORTn	2	2	A ← PORTn (n = 0 - 8)		
		XA, PORTn	2	2	XA ← PORTn+1,PORTn (n = 4, 6)		
	OUT[Note 2]	PORTn, A	2	2	PORTn ← A (n = 2 - 8)		
		PORTn, XA	2	2	PORTn+1,PORTn ← XA (n = 4, 6)		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		

Notes 1. The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

2. When executing the IN/OUT instruction, MBE must be set to 0 or MBE and MBS must be set to 1 and 15, respectively.

Group	Mne-monic	Operand	Bytes	Machin-ing cycle	Operation	Address-ing area	Skip condition
Special	SEL	RBn	2	2	$RBS \leftarrow n$ (n = 0 - 3)		
		MBn	2	2	$MBS \leftarrow n$ (n = 0, 1, 15)		
	GETI[Notes 1, 2]	taddr	1	3	• μ**PD750104** When the TBR instruction is used $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr + 1)$ When the TCALL instruction is used $(SP - 4)\,(SP - 1)\,(SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow$ MBE, RBE, 0, 0 $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr + 1)$ $SP \leftarrow SP - 4$ When an instruction other than the TBR and TCALL instructions is used Execution of $(taddr)(taddr + 1)$ instruction	*10	 Depends on the referenced instruction.
					• μ**PD750106, 750108** When the TBR instruction is used $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ When the TCALL instruction is used $(SP - 4)\,(SP - 1)\,(SP - 2) \leftarrow PC_{11-0}$ $(SP - 3) \leftarrow$ MBE, RBE, 0, PC12 $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ $SP \leftarrow SP - 4$ When an instruction other than the TBR and TCALL instructions is used Execution of $(taddr)(taddr + 1)$ instruction		 Depends on the referenced instruction.
				3	• μ**PD750104** When the TBR instruction is used $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr + 1)$	*10	
				4	When the TCALL instruction is used $(SP - 6)\,(SP - 3)\,(SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow$ 0, 0, 0, 0 $(SP - 2) \leftarrow \times, \times,$ MBE, RBE $PC_{11-0} \leftarrow (taddr)_{3-0} + (taddr + 1)$ $SP \leftarrow SP - 6$		
				3	When an instruction other than the TBR and TCALL instructions is used Execution of $(taddr)(taddr + 1)$ instruction		Depends on the referenced instruction.

Notes 1. The shaded portion is supported in Mk II mode only. The other portions are supported in Mk I mode only.

2. TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.

51

Group	Mne-monic	Operand	Bytes	Machining cycle	Operation	Addressing area	Skip condition
Special	GETI[Notes 1, 2]	taddr	1	3	• μ**PD750106, 750108** When the TBR instruction is used $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$	*10	
				4	When the TCALL instruction is used $(SP - 6)\,(SP - 3)\,(SP - 4) \leftarrow PC_{11-0}$ $(SP - 5) \leftarrow 0, 0, 0, PC_{12}$ $(SP - 2) \leftarrow \times, \times, MBE, RBE$ $PC_{12-0} \leftarrow (taddr)_{4-0} + (taddr + 1)$ $SP \leftarrow SP - 6$		
				3	When an instruction other than the TBR and TCALL instructions is used Execution of $(taddr)(taddr + 1)$ instruction		Depends on the referenced instruction.

Notes 1. The shaded portion is supported in Mk II mode only.

2. TBR and TCALL instructions are assembler pseudo instructions to define tables used for GETI instructions.

12. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (T_A = 25 $^\circ$C)

Parameter	Symbol	Conditions		Rated value	Unit
Supply voltage	V_{DD}			-0.3 to +7.0	V
Input voltage	V_{I1}	Other than ports 4 and 5		-0.3 to V_{DD} + 0.3	V
	V_{I2}	Ports	With a built-in pull-up resistor	-0.3 to V_{DD} + 0.3	V
		4 and 5	With N-ch open drain	-0.3 to +14.0	V
Output voltage	V_O			-0.3 to V_{DD} + 0.3	V
High-level output current	I_{OH}	Each pin		-10	mA
		Total of all pins		-30	mA
Low-level output current	I_{OL}	Each pin		30	mA
		Total of all pins		220	mA
Operating ambient temperature	T_A			-40 to +85	$^\circ$C
Storage temperature	T_{stg}			-65 to +150	$^\circ$C

Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

CAPACITANCE (T_A = 25 $^\circ$C, V_{DD} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_{IN}	f = 1 MHz			15	pF
Output capacitance	C_{OUT}	0 V for pins other than pins to be measured			15	pF
I/O capacitance	C_{IO}				15	pF

CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATOR **(T$_A$ = -40 to +85 °C, V$_{DD}$ = 1.8 to 5.5 V)**

Resonator	Recommended constant	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
RC oscillator	CL1 CL2	Oscillator frequency (f$_{CC}$)**Note**		0.4		2.0	MHz

Note The oscillator frequency indicates only the oscillator characteristics. See AC characteristics for the instruction execution time and oscillator frequency characteristics.

Caution **When the main system clock oscillator is used, conform to the following guidelines when wiring at the portions surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.**

- **The wiring must be as short as possible.**
- **Other signal lines must not run in these areas.**
- **Any line carrying a high fluctuating current must be kept away as far as possible.**
- **The grounding point of the capacitor of the oscillator must have the same potential as that of V$_{SS}$.**
- **It must not be grounded to ground patterns carrying a large current.**
- **No signal must be taken from the oscillator.**

CHARACTERISTICS OF THE SUBSYSTEM CLOCK OSCILLATOR (T$_A$ = -40 to +85 °C, V$_{DD}$ = 1.8 to 5.5 V)

Resonator	Recommended constant	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal		Oscillator frequency (f$_{XT}$)**Note 1**		32	32.768	35	kHz
		Oscillation settling time**Note 2**	V$_{DD}$ = 4.5 to 5.5 V		1.0	2	s
						10	s
External clock		XT1 input frequency (f$_{XT}$)**Note 1**		32		100	kHz
		XT1 input high/low level width (t$_{XTH}$, t$_{XTL}$)		5		15	μs

Notes 1. The oscillator frequency and input frequency indicate only the oscillator characteristics. See the item of AC characteristics for the instruction execution time.

2. The oscillation settling time means the time required for the oscillation to settle after V$_{DD}$ is applied.

Caution When the subsystem clock oscillator is used, conform to the following guidelines when wiring at the portions of surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.

- **The wiring must be as short as possible.**
- **Other signal lines must not run in these areas.**
- **Any line carrying a high fluctuating current must be kept away as far as possible.**
- **The grounding point of the capacitor of the oscillator must have the same potential as that of V$_{SS}$**
- **It must not be grounded to ground patterns carrying a large current.**
- **No signal must be taken from the oscillator.**

When the subsystem clock is used, pay special attention to its wiring; the subsystem clock oscillator has low amplification to minimize current consumption and is more likely to malfunction due to noise than the main system clock oscillator.

DC CHARACTERISTICS (T_A = -40 to +85 $^{\circ}$C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Low-level output current	I_{OL}	Each pin					15	mA
		Total of all pins					150	mA
High-level input voltage	V_{IH1}	Ports 2, 3, and 8		2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0.7V_{DD}		V_{DD}	V
				1.8 V $\leq$ V_{DD} < 2.7 V	0.9V_{DD}		V_{DD}	V
	V_{IH2}	Ports 0, 1, 6, and 7 and $\overline{RESET}$		2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0.8V_{DD}		V_{DD}	V
				1.8 V $\leq$ V_{DD} < 2.7 V	0.9V_{DD}		V_{DD}	V
	V_{IH3}	Ports 4 and 5	With a Built-in pull-up resistor	2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0.7V_{DD}		V_{DD}	V
				1.8 V $\leq$ V_{DD} < 2.7 V	0.9V_{DD}		V_{DD}	V
			With N-ch open drain	2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0.7V_{DD}		13	V
				1.8 V $\leq$ V_{DD} < 2.7 V	0.9V_{DD}		13	V
	V_{IH4}	XT1			V_{DD} - 0.1		V_{DD}	V
Low-level input voltage	V_{IL1}	Ports 2 to 5, and 8		2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0		0.3V_{DD}	V
				1.8 V $\leq$ V_{DD} < 2.7 V	0		0.1V_{DD}	V
	V_{IL2}	Ports 0, 1, 6, and 7 and $\overline{RESET}$		2.7 V $\leq$ V_{DD} $\leq$ 5.5 V	0		0.2V_{DD}	V
				1.8 V $\leq$ V_{DD} < 2.7 V	0		0.1V_{DD}	V
	V_{IL3}	XT1			0		0.1	V
High-level output voltage	V_{OH}	$\overline{SCK}$, SO, and ports 2, 3, and 6 to 8 I_{OH} = -1.0 mA			V_{DD} - 0.5			V
Low-level output voltage	V_{OL1}	$\overline{SCK}$, SO, and ports 2 to 8	I_{OL} = 15 mA, V_{DD} = 5.0 V $\pm$ 10%			0.2	2.0	V
			I_{OL} = 1.6 mA				0.4	V
	V_{OL2}	SB0, SB1	N-ch open drain Pull-up resistor $\geq$ 1 kΩ				0.2V_{DD}	V
High-level input leakage current	I_{LIH1}	V_{IN} = V_{DD}	Other than XT1				3	μA
	I_{LIH2}		XT1				20	μA
	I_{LIH3}	V_{IN} = 13 V	Ports 4 and 5 (With N-ch open drain)				20	μA
Low-level input leakage current	I_{LIL1}	V_{IN} = 0 V	Other than XT1 and ports 4 and 5				-3	μA
	I_{LIL2}		XT1				-20	μA
	I_{LIL3}		Ports 4 and 5 (With N-ch open drain) At other than input instruction execution				-3	μA
			Ports 4 and 5 (With N-ch open drain) When the input instruction is executed				-30	μA
				V_{DD} = 5.0 V		-10	-27	μA
				V_{DD} = 3.0 V		-3	-8	μA
High-level output leakage current	I_{LOH1}	V_{OUT} = V_{DD}	$\overline{SCK}$, SO/SB0, SB1, and ports 2, 3, and 6 to 8 Ports 4 and 5 (With a built-in pull-up resistor)				3	μA
	I_{LOH2}	V_{OUT} = 13 V	Ports 4 and 5 (With N-ch open drain)				20	μA
Low-level output leakage current	I_{LOL}	V_{OUT} = 0 V					-3	μA
Built-in pull-up resistor	R_{L1}	V_{IN} = 0 V	Ports 0 to 3 and 6 to 8 (except P00 pin)		50	100	200	kΩ
	R_{L2}		Ports 4 and 5 (mask option)		15	30	60	kΩ

DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Power supply current[1]	I_{DD1}	1.0 MHz[2] RC oscillation R = 22 kΩ, C = 22 pF	V_{DD} = 5.0 V ± 10%[3]			0.65	1.6	mA
			V_{DD} = 3.0 V ± 10%[4]			180	360	μA
	I_{DD2}		HALT mode	V_{DD} = 5.0 V ± 10%		370	920	μA
				V_{DD} = 3.0 V ± 10%		170	340	μA
	I_{DD3}	32.768 kHz[5] crystal oscillation	Low-voltage mode[6]	V_{DD} = 3.0 V ± 10%		11.0	40.0	μA
				V_{DD} = 2.0 V ± 10%		5.5	18.0	μA
				V_{DD} = 3.0 V, T_A = 25 °C		11.0	18.0	μA
			Low-current-drain mode[7]	V_{DD} = 3.0 V ± 10%		8.0	24.0	μA
				V_{DD} = 3.0 V, T_A = 25 °C		8.0	14.0	μA
	I_{DD4}		HALT mode	Low-voltage mode[6]	V_{DD} = 3.0 V ± 10%	5.0	30.0	μA
					V_{DD} = 3.0 V, T_A = -40 to +50 °C	5.0	12.0	μA
					V_{DD} = 2.0 V ± 10%	2.5	10.0	μA
					V_{DD} = 3.0 V, T_A = 25 °C	5.0	10.0	μA
				Low-current-drain mode[7]	V_{DD} = 3.0 V ± 10%	4.0	15.0	μA
					V_{DD} = 3.0 V, T_A = -40 to +50 °C	4.0	8.0	μA
					V_{DD} = 3.0 V, T_A = 25 °C	4.0	7.0	μA
	I_{DD5}	XT1 = 0 V[8] STOP mode	V_{DD} = 5.0 V ± 10%			0.05	5.0	μA
			V_{DD} = 3.0 V ± 10%			0.02	2.5	μA
				T_A = 25 °C		0.02	0.2	μA

Notes 1. This current excludes the current which flows through the built-in pull-up resistors.

2. This value applies also when the subsystem clock oscillates.

3. Value when the processor clock control register (PCC) is set to 0011 and the μPD750108 is operated in the high-speed mode.

4. Value when the PCC is set to 0000 and the μPD750108 is operated in the low-speed mode.

5. This value applies when the system clock control register (SCC) is set to 1001 to stop the main system clock pulse and to start the subsystem clock pulse.

6. Mode when the sub-oscillator control register (SOS) is set to 0000.

7. Mode when the SOS is set to 0010.

8. This value applies when the SOS is set to 00×1 and the sub-oscillator feedback resistor is not used (× = don't care).

AC CHARACTERISTICS (T$_A$ = -40 to +85 °C, V$_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
CPU clock cycle time[Note 1] (minimum instruction execution time = 1 machine cycle)	t$_{CY}$	Operated by main system clock pulse		2.0		128	μs
		Operated by subsystem clock pulse		114	122	125	μs
TI0 input frequency	f$_{TI}$	V$_{DD}$ = 2.7 to 5.5 V		0		1	MHz
				0		275	kHz
TI0 input high/low level width	t$_{TIH}$, t$_{TIL}$	V$_{DD}$ = 2.7 to 5.5 V		0.48			μs
				1.8			μs
Interrupt input high/low level width	t$_{INTH}$, t$_{INTL}$	INT0	IM02 = 0	[Note 2]			μs
			IM02 = 1	10			μs
		INT1, INT2, and INT4		10			μs
		KR0 to KR7		10			μs
$\overline{\text{RESET}}$ low level width	t$_{RSL}$			10			μs
RC oscillator frequency	f$_{CC}$	R = 22 kΩ,	V$_{DD}$ = 2.7 to 5.5 V	0.90	1.00	1.30	MHz
		C = 22 pF	V$_{DD}$ = 2.7 to 5.5 V	0.55	1.00	1.30	MHz

Notes 1. When the main system clock is used, the cycle time of the CPU clock (Φ) (minimum instruction execution time) depends on the time constants of connected resistors (R) and capacitors (C) and the processor clock control register (PCC).

When the subsystem clock is used, the cycle time of the CPU clock (Φ) (minimum instruction execution time) depends on the frequency of the connected resonator (and external clock), the system clock control register (SCC), and the processor clock control register (PCC).

The figure on the right side shows the cycle time t$_{CY}$ characteristics for the supply voltage V$_{DD}$ during main system clock operation.

2. This value becomes 2t$_{CY}$ or 128/f$_{CC}$ according to the setting of the interrupt mode register (IM0).

t$_{CY}$ vs. V$_{DD}$
(Main system clock in operation)

SERIAL TRANSFER OPERATION

Two-wire and three-wire serial I/O modes ($\overline{\text{SCK}}$: Internal clock output): (T_A = -40 to +85 $^\circ$C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY1}	V_{DD} = 2.7 to 5.5 V		1,300			ns
				3,800			ns
$\overline{\text{SCK}}$ high/low level width	t_{KL1}, t_{KH1}	V_{DD} = 2.7 to 5.5 V		t_{KCY1}/2 - 50			ns
				t_{KCY1}/2 - 150			ns
SI[Note 1] setup time (referred to $\overline{\text{SCK}}\uparrow$)	t_{SIK1}	V_{DD} = 2.7 to 5.5 V		150			ns
				500			ns
SI[Note 1] hold time (referred to $\overline{\text{SCK}}\uparrow$)	t_{KSI1}	V_{DD} = 2.7 to 5.5 V		400			ns
				600			ns
Delay time from $\overline{\text{SCK}}\downarrow$ to SO[Note 1] output	t_{KSO1}	R_L = 1 kΩ[Note 2] C_L = 100 pF	V_{DD} = 2.7 to 5.5 V	0		250	ns
				0		1,000	ns

Notes **1.** In two-wire serial I/O mode, SO should be read as SB0 or SB1.
2. R_L is the resistance of the SO output line load, while C_L is the capacitance.

Two-wire and three-wire serial I/O modes ($\overline{\text{SCK}}$: External clock input): (T_A = -40 to +85 $^\circ$C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY2}	V_{DD} = 2.7 to 5.5 V		800			ns
				3,200			ns
$\overline{\text{SCK}}$ high/low level width	t_{KL2}, t_{KH2}	V_{DD} = 2.7 to 5.5 V		400			ns
				1,600			ns
SI[Note 1] setup time (referred to $\overline{\text{SCK}}\uparrow$)	t_{SIK2}	V_{DD} = 2.7 to 5.5 V		100			ns
				150			ns
SI[Note 1] hold time (referred to $\overline{\text{SCK}}\uparrow$)	t_{KSI2}	V_{DD} = 2.7 to 5.5 V		400			ns
				600			ns
Delay time from $\overline{\text{SCK}}\downarrow$ to SO[Note 1] output	t_{KSO2}	R_L = 1 kΩ[Note 2] C_L = 100 pF	V_{DD} = 2.7 to 5.5 V	0		300	ns
				0		1,000	ns

Notes **1.** In two-wire serial I/O mode, SO should be read as SB0 or SB1.
2. R_L is the resistance of the SO output line load, while C_L is the capacitance.

SBI mode ($\overline{\text{SCK}}$: Internal clock output (master)): (T$_A$ = -40 to +85 °C, V$_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY3}	V$_{DD}$ = 2.7 to 5.5 V		1,300			ns
				3,800			ns
$\overline{\text{SCK}}$ high/low level width	t_{KL3}, t_{KH3}	V$_{DD}$ = 2.7 to 5.5 V		t_{KCY3}/2 - 50			ns
				t_{KCY3}/2 - 150			ns
SB0/SB1 setup time (referred to $\overline{\text{SCK}}\uparrow$)	t_{SIK3}	V$_{DD}$ = 2.7 to 5.5 V		150			ns
				500			ns
SB0/SB1 hold time (referred to $\overline{\text{SCK}}\uparrow$)	t_{KSI3}			t_{KCY3}/2			ns
Delay time from $\overline{\text{SCK}}\downarrow$ to SB0/SB1 output	t_{KSO3}	R$_L$ = 1 kΩ**Note** C$_L$ = 100 pF	V$_{DD}$ = 2.7 to 5.5 V	0		250	ns
				0		1,000	ns
From $\overline{\text{SCK}}\uparrow$ to SB0/SB1$\downarrow$	t_{KSB}			t_{KCY3}			ns
From SB0/SB1$\downarrow$ to $\overline{\text{SCK}}\downarrow$	t_{SBK}			t_{KCY3}			ns
SB0/SB1 low level width	t_{SBL}			t_{KCY3}			ns
SB0/SB1 high level width	t_{SBH}			t_{KCY3}			ns

Note R$_L$ is the resistance of the SB0/SB1 output line load, while C$_L$ is the capacitance.

SBI mode ($\overline{\text{SCK}}$: External clock input (slave)): (T$_A$ = -40 to +85 °C, V$_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t_{KCY4}	V$_{DD}$ = 2.7 to 5.5 V		800			ns
				3,200			ns
$\overline{\text{SCK}}$ high/low level width	t_{KL4}, t_{KH4}	V$_{DD}$ = 2.7 to 5.5 V		400			ns
				1,600			ns
SB0/SB1 setup time (referred to $\overline{\text{SCK}}\uparrow$)	t_{SIK4}	V$_{DD}$ = 2.7 to 5.5 V		100			ns
				150			ns
SB0/SB1 hold time (referred to $\overline{\text{SCK}}\uparrow$)	t_{KSI4}			t_{KCY4}/2			ns
Delay time from $\overline{\text{SCK}}\downarrow$ to SB0/SB1 output	t_{KSO4}	R$_L$ = 1 kΩ**Note** C$_L$ = 100 pF	V$_{DD}$ = 2.7 to 5.5 V	0		300	ns
				0		1,000	ns
From $\overline{\text{SCK}}\uparrow$ to SB0/SB1$\downarrow$	t_{KSB}			t_{KCY4}			ns
From SB0/SB1$\downarrow$ to $\overline{\text{SCK}}\downarrow$	t_{SBK}			t_{KCY4}			ns
SB0/SB1 low level width	t_{SBL}			t_{KCY4}			ns
SB0/SB1 high level width	t_{SBH}			t_{KCY4}			ns

Note R$_L$ is the resistance of the SB0/SB1 output line load, while C$_L$ is the capacitance.

AC timing measurement points (excluding XT1 input)

V_{IH} (MIN.) V_{IH} (MIN.)
V_{IL} (MAX.) V_{IL} (MAX.)

V_{OH} (MIN.) V_{OH} (MIN.)
V_{OL} (MAX.) V_{OL} (MAX.)

Clock timing

$1/f_{XT}$

t_{XTL} t_{XTH}

XT1 input

V_{DD} - 0.1 V

0.1 V

TI0 timing

$1/f_{TI}$

t_{TIL} t_{TIH}

TI0

Serial transfer timing

Three-wire serial I/O mode:

Two-wire serial I/O mode:

Serial transfer timing

Bus release signal transfer:

Command signal transfer:

Interrupt input timing

$\overline{\text{RESET}}$ **input timing**

DATA HOLD CHARACTERISTICS BY LOW SUPPLY VOLTAGE IN DATA MEMORY STOP MODE (T$_A$ = -40 to +85 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal setting time	t$_{SREL}$		0			μs
Oscillation settling time**Note 1**	t$_{WAIT}$	Release by $\overline{\text{RESET}}$		56/f$_{CC}$		μs
		Release by interrupt request		**Note 2**		μs

> **Notes 1.** CPU operation stop time for preventing unstable operation at the beginning of oscillation.
> **2.** Select either 512/f$_{CC}$ or no wait with the mask option.

Data hold timing (STOP mode release by $\overline{\text{RESET}}$)

Data hold timing (standby release signal: STOP mode release by interrupt signal)

13. CHARACTERISTIC CURVE (REFERENCE VALUES)

I$_{DD}$ vs. V$_{DD}$ (When the main system clock is operating at 1.0 MHz with an RC oscillation)

(T$_A$ = 25 ˚C)

PCC = 0011
PCC = 0010
PCC = 0001
PCC = 0000
Main system clock HALT mode + 32 kHz oscillation

Subsystem clock operating mode (SOS.1 = 0)
Subsystem clock HALT mode (SOS.1 = 0) and main system clock STOP mode + 32 kHz oscillation (SOS.1 =0)
Subsystem clock HALT mode (SOS.1 = 1) and main system clock STOP mode + 32 kHz oscillation (SOS.1 =1)

Supply current I$_{DD}$ (mA)

Supply voltage V$_{DD}$ (V)

CL1   CL2   XT1   XT2
RC oscillation 22 kΩ
Crystal 32.768 kHz 220 kΩ
22 pF   33 pF   33 pF

14. EXAMPLES OF RC OSCILLATOR FREQUENCY CHARACTERISTICS (REFERENCE VALUES)

fcc vs. VDD (RC oscillation , R = 22 kΩ, C = 22 pF)

f$_{CC}$ vs. T$_A$ (RC oscillation, R = 22 kΩ, C = 22 pF)

(Sample A)

Main system clock frequency f$_{CC}$ (MHz)

CL1 CL2
22 kΩ
22 pF

V$_{DD}$ = 5.0 V
V$_{DD}$ = 3.0 V
V$_{DD}$ = 2.2 V
V$_{DD}$ = 1.8 V

Operating ambient temperature T$_A$ (°C)

(Sample B)

Main system clock frequency f$_{CC}$ (MHz)

CL1 CL2
22 kΩ
22 pF

V$_{DD}$ = 5.0 V
V$_{DD}$ = 3.0 V
V$_{DD}$ = 2.2 V
V$_{DD}$ = 1.8 V

Operating ambient temperature T$_A$ (°C)

(Sample C)

Main system clock frequency f$_{CC}$ (MHz)

CL1 CL2
22 kΩ
22 pF

V$_{DD}$ = 5.0 V
V$_{DD}$ = 3.0 V
V$_{DD}$ = 2.2 V
V$_{DD}$ = 1.8 V

Operating ambient temperature T$_A$ (°C)

67

15. PACKAGE DRAWINGS

44 PIN PLASTIC QFP (□10)

detail of lead end

NOTE

Each lead centerline is located within 0.16 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	13.2±0.2	$0.520^{+0.008}_{-0.009}$
B	10.0±0.2	$0.394^{+0.008}_{-0.009}$
C	10.0±0.2	$0.394^{+0.008}_{-0.009}$
D	13.2±0.2	$0.520^{+0.008}_{-0.009}$
F	1.0	0.039
G	1.0	0.039
H	$0.37^{+0.08}_{-0.07}$	$0.015^{+0.003}_{-0.004}$
I	0.16	0.007
J	0.8 (T.P.)	0.031 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
M	$0.17^{+0.06}_{-0.05}$	$0.007^{+0.002}_{-0.003}$
N	0.10	0.004
P	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	$3°^{+7°}_{-3°}$	$3°^{+7°}_{-3°}$
S	3.0 MAX.	0.119 MAX.

S44GB-80-3BS

42PIN PLASTIC SHRINK DIP (600 mil)

NOTES

1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	39.13 MAX.	1.541 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
M	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

P42C-70-600A-1

16. RECOMMENDED SOLDERING CONDITIONS

The µPD750104, µPD750106, and µPD750108 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **SMD Surface Mount Technology Manual** (C10535E).

For soldering methods and conditions other than those recommended below, contact our sales personnel.

Table 16-1. Surface Mounting Type Soldering Conditions

µ**PD750104GB-**×××**-3BS-MTX**   **: 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)**
µ**PD750106GB-**×××**-3BS-MTX**   **: 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)**
µ**PD750108GB-**×××**-3BS-MTX**   **: 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)**
µ**PD750104GB(A)-**×××**-3BS-MTX : 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)**
µ**PD750106GB(A)-**×××**-3BS-MTX : 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)**
µ**PD750108GB(A)-**×××**-3BS-MTX : 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)**

Soldering method	Soldering conditions	Symbol
Infrared reflow	Package peak temperature: 235 °C Duration: 30 seconds max. (at 210 °C or above) Maximum allowable number of reflow processes: 3	IR35-00-3
VPS	Package peak temperature: 215 °C Duration: 40 seconds max. (at 200 °C or above) Maximum allowable number of reflow processes: 3	VP15-00-3
Wave soldering	Solder bath temperature: 260 °C max. Duration: 10 seconds max. Number of times: 1 Preliminary heat temperature: 120 °C max. (package surface temperature)	WS60-00-1
Partial heating method	Terminal temperature: 300 °C max. Duration: 3 seconds max. (per device side)	-

Caution   Use of more than one soldering method should be avoided (except for partial heating method).

Table 16-2. Insertion Type Soldering Conditions

µ**PD750104CU-**×××   **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
µ**PD750106CU-**×××   **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
µ**PD750108CU-**×××   **: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
µ**PD750104CU(A)-**×××**: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
µ**PD750106CU(A)-**×××**: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**
µ**PD750108CU(A)-**×××**: 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)**

Soldering method	Soldering conditions
Wave soldering (terminal only)	Solder bath temperature: 260 °C max., Duration: 10 seconds max.
Partial heating method	Terminal temperature: 300 °C max., Duration: 3 seconds max. (for each pin)

Caution   Apply wave soldering to terminals only. See to it that the jet solder does not contact with the chip directly.

APPENDIX A FUNCTIONS OF THE μPD750008, μPD750108, AND μPD75P0116

(1/2)

Item		μPD750008	μPD750108	μPD75P0116
Program memory		Masked ROM 0000H - 1FFFH (8,192 × 8 bits)		One-time PROM 0000H - 3FFFH (16,384 × 8 bits)
Data memory		000H - 1FFH (512 × 4 bits)		
CPU		75XL CPU		
General-purpose register		(4 bits × 8 or 8 bits × 4) × 4 banks		
Main system clock oscillator		Crystal/ceramic oscillator	RC oscillator (with external resistor and capacitor)	
Time required for start after reset		$2^{17}/f_X$, $2^{15}/f_X$ (selected using a mask option)	Fixed to $56/f_{CC}$	
Wait time applied when STOP mode is released by an interrupt		$2^{20}/f_X$, $2^{17}/f_X$, $2^{15}/f_X$, $2^{13}/f_X$ (selected according to BTM setting)	$2^9/f_{CC}$ or no wait (selected using a mask option)	Fixed to $2^9/f_{CC}$
Subsystem clock oscillator		Crystal oscillator		
Instruction execution time	When selecting the main system clock	• 0.95, 1.91, 3.81, or 15.3 μs (when operating at f_X =4.19 MHz) • 0.67, 1.33, 2.67, or 10.7 μs (when operating at f_X = 6.0 MHz)	• 4, 8, 16, or 64 μs (when operating at f_{CC} = 1.0 MHz) • 2, 4, 8, or 32 μs (when operating at f_{CC} = 2.0 MHz)	
	When selecting the subsystem clock	122 μs (when operating at 32.768 kHz)		
I/O port	CMOS input	8 (Built-in pull-up resistors that can be connected by software: 7)		
	CMOS I/O	18 (Built-in pull-up resistors that can be connected by software)		
	N-ch open-drain I/O	8 (Pull-up resistors that can be incorporated by mask option) Withstand voltage of 13 V		8 (No mask option) Withstand voltage of 13 V
	Total	34		
Timer		4 channels • 8-bit timer counter: 1 • 8-bit timer/event counter: 1 • Basic interval timer/ watchdog timer: 1 • Clock timer: 1	4 channels • 8-bit timer counter (clock timer output function provided): 1 • 8-bit timer/event counter: 1 • Basic interval timer/watchdog timer: 1 • Clock timer: 1	

71

Item	μPD750008	μPD750108	μPD75P0116
Serial interface	3 modes supported • Three-wire serial I/O mode: First transferred bit switchable between LSB and MSB • Two-wire serial I/O mode • SBI mode		
Clock output (PCL)	• Φ, 524, 262, or 65.5 kHz (when the main system clock operates at 4.19 MHz) • Φ, 750, 375, or 93.8 kHz (when the main system clock operates at 6.0 MHz)	• Φ, 125, 62.5, or 15.6 kHz (when the main system clock operates at 1.0 MHz) • Φ, 250, 125, or 31.3 kHz (when the main system clock operates at 2.0 MHz)	
Buzzer output (BUZ)	• 2, 4, or 32 kHz (when the main system clock operates at 4.19 MHz or the subsystem clock operates at 32.768 kHz) • 2.93, 5.86, or 46.9 kHz (when the main system clock operates at 6.0 MHz)	• 2, 4, or 32 kHz (when the subsystem clock operates at 32.768 kHz) • 0.488, 0.977, or 7.813 kHz (when the main system clock operates at 1.0 MHz) • 0.977, 1.953, or 15.625 kHz (when the main system clock operates at 2.0 MHz)	
Vectored interrupt	External: 3, internal: 4		
Test input	External: 1, internal: 1		
Supply voltage	V_{DD} = 2.2 to 5.5 V	V_{DD} = 1.8 to 5.5 V	
Operating ambient temperature	T_A = -40 to +85 °C		
Package	• 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) • 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch)		

APPENDIX B DEVELOPMENT TOOLS

The following development tools are provided for the development of a system which employs the μPD750108. In the 75XL series, use the common relocatable assembler together with a device file of each model.

Language processors

RA75X relocatable assembler	Host machine			Part number
		OS	Distribution media	
	PC-9800 series	MS-DOS™ Ver. 3.30 to Ver. 6.2**Note**	3.5-inch 2HD	μS5A13RA75X
			5.25-inch 2HD	μS5A10RA75X
	IBM PC/AT™ and compatibles	See "**OS for IBM PC**."	3.5-inch 2HC	μS7B13RA75X
			5.25-inch 2HC	μS7B10RA75X

Device file	Host machine			Part number
		OS	Distribution media	
	PC-9800 series	MS-DOS Ver. 3.30 to Ver. 6.2**Note**	3.5-inch 2HD	μS5A13DF750008
			5.25-inch 2HD	μS5A10DF750008
	IBM PC/AT and compatibles	See "**OS for IBM PC**."	3.5-inch 2HC	μS7B13DF750008
			5.25-inch 2HC	μS7B10DF750008

Note These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.

Remark The operations of the assembler and device file are guaranteed only on the above host machines and OSs.

PROM programming tools

Hardware	PG-1500	The PG-1500 PROM programmer is used together with an accessory board and optional program adapter. It allows the user to program a single chip microcontroller containing PROM from a standalone terminal or a host machine. The PG-1500 can be used to program typical 256K-bit to 4M-bit PROMs.			
	PA-75P008CU	The PA-75P008CU is a PROM programmer adapter provided for the μPD75P0116CU/GB. It is used in conjunction with the PG-1500.			
Software	PG-1500 controller	This program enables the host machine to control the PG-1500 through the serial and parallel interfaces.			
		Host machine	OS	Distribution media	Part number
		PC-9800 series	MS-DOS Ver. 3.30 to Ver. 6.2**Note**	3.5-inch 2HD	μS5A13PG1500
				5.25-inch 2HD	μS5A10PG1500
		IBM PC/AT and compatibles	See "**OS for IBM PC**."	3.5-inch 2HD	μS7B13PG1500
				5.25-inch 2HC	μS7B10PG1500

Note   These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.00 or later.

Remark   Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

Debugging tools

The in-circuit emulators (IE-75000-R and IE-75001-R) are provided to debug programs used for the μPD750108. The system configuration is shown below.

Hardware	IE-75000-R**Note 1**	The IE-75000-R is an in-circuit emulator used to debug hardware and software when developing an application system using the 75X series and 75XL series. Use this emulator together with optional emulation board IE-75300-R-EM and emulation probe EP-75008CU-R or EP-75008GB-R to develop application systems of the μPD750108 subseries. For efficient debugging, connect the emulator to the host machine and a PROM programmer. The IE-75000-R contains emulation board IE-75000-R-EM. The board is connected to the IE-75000-R.
	IE-75001-R	The IE-75001-R is an in-circuit emulator used to debug hardware and software when developing an application system using the 75X series and 75XL series. Use this emulator together with optional emulation board IE-75300-R-EM and emulation probe EP-75008CU-R or EP-75008GB-R to develop application systems of the μPD750108 subseries. For efficient debugging, connect the emulator to the host machine and a PROM programmer.
	IE-75300-R-EM	The IE-75300-R-EM is an emulation board used to evaluate an application system using the μPD750108 subseries. Use this board together with the IE-75000-R or IE-75001-R.
	EP-75008CU-R	The EP-75008CU-R is an emulation probe for the μPD750108CU. Connect this emulation probe to the IE-75000-R or IE-75001-R, and the IE-75300-R-EM.
	EP-75008GB-R	The EP-75008GB-R is an emulation probe for the μPD750108GB. Connect this emulation probe to the IE-75000-R or IE-75001-R, and the IE-75300-R-EM.
	EV-9200G-44	A 44-pin conversion socket, the EV-9200G-44, supplied with this probe facilitates the connection of the probe to the target system.
Software	IE control program	This program enables the host machine to control the IE-75000-R or IE-75001-R through the RS-232-C and Centronics interface.

Host machine	OS	Distribution media	Part number
PC-9800 series	MS-DOS Ver. 3.30 to Ver. 6.2**Note 2**	3.5-inch 2HD	μS5A13IE75X
		5.25-inch 2HD	μS5A10IE75X
IBM PC/AT and compatibles	See "**OS for IBM PC**."	3.5-inch 2HC	μS7B13IE75X
		5.25-inch 2HC	μS7B10IE75X

Notes 1. Maintenance service only

   2. These software products cannot use the task swap function, which is available in MS DOS Ver. 5.00 or later.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.

   2. The μPD750104, μPD750106, μPD750108, and μPD75P0116 are collectively called the μPD750108 subseries.

OS for IBM PC

The following IBM PC OSs are supported.

OS	Version
PC DOS™	Ver. 5.02 to Ver. 6.3 J6.1/V**Note** to J6.3/V**Note**
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/V**Note** to 6.2/V**Note**
IBM DOS™	J5.02/V**Note**

Note Only English version is supported.

Caution   These software products cannot use the task swap function, which is available in MS-DOS Ver. 5.0 or later.

APPENDIX C   RELATED DOCUMENTS

Some documents are preliminary editions, but they are not so specified in the tables below.

Documents related to devices

Document name	Document number	
	Japanese	English
μPD750104, 750106, 750108, 750104(A), 750106(A), 750108(A) Data Sheet	U12301J	U12301E (This manual)
μPD75P0116 Data Sheet	U12603J	U12603E
μPD750108 User's Manual	U11330J	U11330E
μPD750008, 750108 Instruction List	U11456J	-
75XL Series Selection Guide	U10453J	U10453E

Documents related to development tools

	Document name		Document number	
			Japanese	English
Hardware	IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
	EP-75008CU-R User's Manual		EEU-699	EEU-1317
	EP-75008GB-R User's Manual		EEU-698	EEU-1305
	PG-1500 User's Manual		U11940J	EEU-1335
Software	RA75X Assembler Package User's Manual	Operation	EEU-731	EEU-1346
		Language	EEU-730	EEU-1363
	PG-1500 Controller User's Manual	PC-9800 series (MS-DOS) base	EEU-704	EEU-1291
		IBM PC series (PC DOS) base	EEU-5008	U10540E

Other related documents

Document name	Document number	
	Japanese	English
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grade on NEC Semiconductor Devices	C11531J	C11531E
Reliability and Quality Control of NEC Semiconductor Devices	C10983J	C10983E
Electrostatic Discharge (ESD) Test	MEM-539	-
Semiconductor Device Quality Guarantee Guide	C11893J	MEI-1202
Microcontroller-Related Products Guide - by third parties	U11416J	-

Caution   The above related documents are subject to change without notice. Be sure to use the latest edition when you design your system.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: **Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.**

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: **No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V$_{DD}$ or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.**

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: **Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.**

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

• Device availability

• Ordering information

• Product release schedule

• Availability of related technical literature

• Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)

• Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 800-366-9782
Fax: 800-729-9288

NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860

NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583

NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951

NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689

J96. 8

MS-DOS is a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.