PRELIMINARY DATA SHEET



MOS INTEGRATED CIRCUIT μ PD4442163, 4442183, 4442323, 4442363

4M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT

Description

The μ PD4442163 is a 262,144-word by 16-bit, the μ PD4442183 is a 262,144-word by 18-bit, μ PD4442323 is a 131,072-word by 32-bit and the μ PD4442363 is a 131,072-word by 36-bit synchronous static RAM fabricated with advanced CMOS technology using Full-CMOS six-transistor memory cell.

The μ PD4442163, μ PD4442183, μ PD4442323 and μ PD4442363 integrates unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The μ PD4442163, μ PD4442183, μ PD4442323 and μ PD4442363 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as cache and buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The μ PD4442163, μ PD4442183, μ PD4442323 and μ PD4442363 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness for high density and low capacitive loading.

Features

- 3.3 V power supply
- Synchronous operation
- Internally self-timed write control
- Burst read / write : Interleaved burst and linear burst sequence
- Fully registered inputs and outputs for pipelined operation
- Double-Cycle deselect timing
- All registers triggered off positive clock edge
- 3.3 V LVTTL Compatible : All inputs and outputs
- Fast clock access time: 2.5 ns (250 MHz), 2.8 ns (225 MHz), 3.0 ns (200 MHz), 3.5 ns (167 MHz)
- Asynchronous output enable : /G
- Burst sequence selectable : MODE
- Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
- Separate byte write enable : /BW1 /BW4 (μ PD4442323, μ PD4442363), /BW1 /BW2 (μ PD4442163,

 μ PD4442183), /BWE

Global write enable: /GW

- Three chip enables for easy depth expansion
- Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




Ordering Information

Part number	Access	Clock	Core Supply	I/O	Package
	Time	Frequency	Voltage	Interface	
	ns	MHz	V	V	
μPD4442163GF-A40	2.5	250	3.3 ± 0.165	3.3	100-pin PLASTIC
μPD4442163GF-A44	2.8	225		LVTTL	LQFP (14 × 20)
μPD4442163GF-A50	3.0	200			
μPD4442163GF-A60	3.5	167			
μPD4442183GF-A40	2.5	250			
μPD4442183GF-A44	2.8	225			
μPD4442183GF-A50	3.0	200			
μPD4442183GF-A60	3.5	167			
μPD4442323GF-A40	2.5	250			
μPD4442323GF-A44	2.8	225			
μPD4442323GF-A50	3.0	200			
μPD4442323GF-A60	3.5	167			
μPD4442363GF-A40	2.5	250			
μPD4442363GF-A44	2.8	225			
μPD4442363GF-A50	3.0	200			
μPD4442363GF-A60	3.5	167			

Pin Configurations (Marking Side)

/xxx indicates active low signal.

100-pin PLASTIC LQFP (14 × 20) [µPD4442163GF, µPD4442183GF]



Remark Refer to Package Drawing for 1-pin index mark.



Pin Identifications


[μ PD4442163GF, μ PD4442183GF]

Symbol	Pin No.	Description
A0 - A17	37, 36, 35, 34, 33, 32, 100, 99, 82, 81,	Synchronous Address Input
	44, 45, 46, 47, 48, 49, 50, 80	
I/O1 - I/O16	58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12,	Synchronous Data In,
	13, 18, 19, 22, 23	Synchronous / Asynchronous Data Out
I/OP1, NC ^{Note}	74	Synchronous Data In (Parity),
I/OP2, NC ^{Note}	24	Synchronous / Asynchronous Data Out (Parity)
/ADV	83	Synchronous Burst Address Advance Input
/AP	84	Synchronous Address Status Processor Input
/AC	85	Synchronous Address Status Controller Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/BW1, /BW2, /BWE	93, 94, 87	Synchronous Byte Write Enable Input
/GW	88	Synchronous Global Write Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
MODE	31	Asynchronous Burst Sequence Select Input
		Do not change state during normal operation
ZZ	64	Asynchronous Power Down State Input
VDD	15, 41, 65, 91	Power Supply
Vss	17, 40, 67, 90	Ground
VDDQ	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
VssQ	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38,	No Connection
	39, 42, 43, 51, 52, 53, 56, 57, 66, 75,	
	78, 79, 95, 96	

Note NC (No Connection) is used in the μ PD4442163GF.

I/OP1 - I/OP2 are used in the μ PD4442183GF.

100-pin PLASTIC LQFP (14 × 20) [µPD4442323GF, µPD4442363GF]



Remark Refer to **Package Drawing** for 1-pin index mark.

[μ PD4442323GF, μ PD4442363GF]


Pin No.	Description
37, 36, 35, 34, 33, 32, 100, 99, 82, 81,	Synchronous Address Input
44, 45, 46, 47, 48, 49, 50	
52, 53, 56, 57, 58, 59, 62, 63, 68, 69,	Synchronous Data In,
72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9,	Synchronous / Asynchronous Data Out
12, 13, 18, 19, 22, 23, 24, 25, 28, 29	
51	Synchronous Data In (Parity),
80	Synchronous / Asynchronous Data Out (Parity)
1	
30	
83	Synchronous Burst Address Advance Input
84	Synchronous Address Status Processor Input
85	Synchronous Address Status Controller Input
98, 97, 92	Synchronous Chip Enable Input
93, 94, 95, 96, 87	Synchronous Byte Write Enable Input
88	Synchronous Global Write Input
86	Asynchronous Output Enable Input
89	Clock Input
31	Asynchronous Burst Sequence Select Input
	Do not change state during normal operation
64	Asynchronous Power Down State Input
15, 41, 65, 91	Power Supply
17, 40, 67, 90	Ground
4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
14, 16, 38, 39, 42, 43, 66	No Connection
	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50 52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29 51 80 1 30 83 84 85 98, 97, 92 93, 94, 95, 96, 87 88 86 89 31 64 15, 41, 65, 91 17, 40, 67, 90 4, 11, 20, 27, 54, 61, 70, 77 5, 10, 21, 26, 55, 60, 71, 76

Note NC (No Connection) is used in the μ PD4442323GF.

I/OP1 - I/OP4 are used in the μ PD4442363GF.

Block Diagrams

[μ PD4442163, μ PD4442183]



Burst Sequence

[μ PD4442163, μ PD4442183]


Interleaved Burst Sequence Table (MODE = Open or VDD)

External Address	A17 - A2, A1, A0
1st Burst Address	A17 - A2, A1, /A0
2nd Burst Address	A17 - A2, /A1, A0
3rd Burst Address	A17 - A2, /A1, /A0

Linear Burst Sequence Table (MODE = Vss)

External Address	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1
1st Burst Address	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0
2nd Burst Address	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1
3rd Burst Address	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0

[μ PD4442323, μ PD4442363]



[μ PD4442323, μ PD4442363]

Interleaved Burst Sequence Table (MODE = Open or VDD)

External Address	A16 - A2, A1, A0
1st Burst Address	A16 - A2, A1, /A0
2nd Burst Address	A16 - A2, /A1, A0
3rd Burst Address	A16 - A2, /A1, /A0

Linear Burst Sequence Table (MODE = Vss)

External Address	A16 - A2, 0, 0	A16 - A2, 0, 1	A16 - A2, 1, 0	A16 - A2, 1, 1
1st Burst Address	A16 - A2, 0, 1	A16 - A2, 1, 0	A16 - A2, 1, 1	A16 - A2, 0, 0
2nd Burst Address	A16 - A2, 1, 0	A16 - A2, 1, 1	A16 - A2, 0, 0	A16 - A2, 0, 1
3rd Burst Address	A16 - A2, 1, 1	A16 - A2, 0, 0	A16 - A2, 0, 1	A16 - A2, 1, 0



Asynchronous Truth Table

Operation	/G	I/O
Read Cycle	L	Dout
Read Cycle	Н	Hi-Z
Write Cycle	×	Hi-Z, Din
Deselected	×	Hi-Z

Remark x: don't care

Synchronous Truth Table

Operation	/CE	CE2	/CE2	/AP	/AC	/ADV	WRITE	CLK	Address
Deselected Note	Н	×	×	×	L	×	×	$L\toH$	None
Deselected Note	L	L	×	L	×	×	×	$L \rightarrow H$	None
Deselected Note	L	×	Н	L	×	×	×	$L \rightarrow H$	None
Deselected Note	L	L	×	Н	L	×	×	$L \rightarrow H$	None
Deselected Note	L	×	Н	Н	L	×	×	$L \rightarrow H$	None
Read Cycle / Begin Burst	L	Н	L	L	×	×	×	$L\toH$	External
Read Cycle / Begin Burst	L	Н	L	Н	L	×	Н	$L\toH$	External
Read Cycle / Continue Burst	×	×	×	Н	Н	L	Н	$L \rightarrow H$	Next
Read Cycle / Continue Burst	Н	×	×	×	Н	L	Н	$L\toH$	Next
Read Cycle / Suspend Burst	×	×	×	Н	Н	Н	Н	$L\toH$	Current
Read Cycle / Suspend Burst	Н	×	×	×	Н	Н	Н	$L\toH$	Current
Write Cycle / Begin Burst	L	Н	L	Н	L	×	L	$L\toH$	External
Write Cycle / Continue Burst	×	×	×	Н	Н	L	L	$L \rightarrow H$	Next
Write Cycle / Continue Burst	Н	×	×	×	Н	L	L	$L \rightarrow H$	Next
Write Cycle / Suspend Burst	×	×	×	Н	Н	Н	L	$L \rightarrow H$	Current
Write Cycle / Suspend Burst	Н	×	×	×	Н	Н	L	$L\toH$	Current

Note Deselect status is held until new "Begin Burst" entry.

Remarks 1. ×: don't care

2. /WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

/WRITE = H means the following two cases.

- (1) /BWE and /GW are HIGH.
- (2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [μ PD4442163, μ PD4442183] /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW. [μ PD4442323, μ PD4442363]



Partial Truth Table for Write Enables

[μ PD4442163, μ PD4442183]

Operation	/GW	/BWE	/BW1	/BW2
Read Cycle	Н	Н	×	×
Read Cycle	Н	L	Н	Н
Write Cycle / Byte 1 Only	Н	L	L	Н
Write Cycle / All Bytes	Н	L	L	L
Write Cycle / All Bytes	L	×	×	×

Remark ×: don't care

[μPD4442323, μPD4442363]

Operation	/GW	/BWE	/BW1	/BW2	/BW3	/BW4
Read Cycle	Н	Н	×	×	×	×
Read Cycle	Н	L	Н	Н	Н	Н
Write Cycle / Byte 1 Only	Н	L	L	Н	Н	Н
Write Cycle / All Bytes	Н	L	L	L	L	L
Write Cycle / All Bytes	L	×	×	×	×	×

Remark ×: don't care

Pass-Through Truth Table

Pi	revious	Cycle		Present Cycle					Next Cycle	
Operation	Add	WRITE	I/O	Operation	Add	/CEs	WRITE	/G	I/O	Operation
Write Cycle	Ak	L	Dn(Ak)	Read Cycle	Am	L	Н	L	Q1(Ak)	Read Q1(Am)
				Deselected	-	Н	×	×	Hi-Z	No Carry Over from
										Previous Cycle

Remarks 1. ×: don't care

2. /WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are LOW or /GW is LOW.

/WRITE = H means the following two cases.

- (1) /BWE and /GW are HIGH.
- (2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [μ PD4442163, μ PD4442183] /BW1, /BW2, /BW3, /BW4 and /GW are HIGH, and /BWE is LOW. [μ PD4442323, μ PD4442363]

/CEs = L means /CE is LOW, /CE2 is LOW and CE2 is HIGH.

/CEs = H means /CE is HIGH or /CE2 is HIGH or CE2 is LOW.

ZZ (Sleep) Truth Table

ZZ	Chip Status
≤ 0.2 V	Active
Open	Active
≥ V _{DD} – 0.2 V	Sleep



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VDD		-0.5		+4.0	V	
Output supply voltage	VDDQ		-0.5		VDD	V	
Input voltage	VIN		-0.5		VDD + 0.5	V	1, 2
Input / Output voltage	VI/O		-0.5		VDDQ + 0.5	V	1, 2
Operating ambient temperature	TA		0		70	°C	
Storage temperature	Tstg		- 55		+125	°C	

Notes 1. -2.0 V (MIN.) (Pulse width: 2 ns)

2. VDDQ + 2.3 V (MAX.) (Pulse width : 2 ns)

Caution

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions (TA = 0 to 70 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd		3.135	3.3	3.465	V
Output supply voltage	VDDQ		3.135	3.3	3.465	V
High level input voltage	VIH		2.0		VDDQ + 0.3	V
Low level input voltage	VIL		-0.3 Note		+0.8	V

Note -0.8 V (MIN.) (Pulse Width: 2 ns)

Capacitance (TA = 25 °C, f = 1MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	VIN = 0 V			4.5	pF
Input / Output capacitance	Cı/o	VI/O = 0 V			7.0	pF
Clock Input capacitance	Cclk	Vclk = 0 V			6.0	pF

Remark These parameters are not 100% tested.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note	
Input leakage current	lu	Vin (except ZZ, MODE) = 0	-2		+2	μΑ		
I/O leakage current	ILO	VI/O = 0 V to VDDQ, Outputs	-2		+2	μΑ		
Operating supply current	IDD	Device selected,	-A40			500	mA	
		Cycle = MAX.	-A44			460		
		$VIN \le VIL \text{ or } VIN \ge VIH,$	-A50			420		
		II/O = 0 mA	-A60			375		
	IDD1	Suspend cycle, Cycle = MAX	X.			180		
		/AC, /AP, /ADV, /GW, /BWE	s≥VIH,					
		$VIN \le VIL \text{ or } VIN \ge VIH, II/O = 0$	0 mA					
Standby supply current	Isb	Device deselected, Cycle =	0 MHz			30	mA	
		$VIN \le VIL \text{ or } VIN \ge VIH, \text{ All inp}$	outs are static					
	ISB1	Device deselected, Cycle =	0 MHz			10		
		$VIN \le 0.2 \text{ V or } VIN \ge VDD - 0$.2 V,					
		V _I /o ≤ 0.2 V, All inputs are st	atic					
	ISB2	Device deselected, Cycle =	MAX.			180		
		$VIN \le VIL \text{ or } VIN \ge VIH$						
Power down supply current	Isbzz	$ZZ \ge VDD - 0.2 V$, $VI/O \le VDI$	DQ + 0.2 V			10	mA	
High level output voltage	Vон	Iон = −4.0 mA		2.4			V	
Low level output voltage	Vol	IoL = +8.0 mA				0.4	V	

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

3.3 V LVTTL Interface

Input waveform (Rise / Fall time = 1 ns (20 to 80%))




Output waveform



Output load condition

CL: 30 pF 5 pF (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ)

Figure1 External load at test



 $\textbf{Remark} \;\; \textbf{CL} \; \text{includes capacitances of the probe and jig, and stray capacitances}.$



Read and Write Cycle (1/2)


Parameter		Symbol		-A	40	-A	44	Unit	Note
				(250 MHz)		(225 MHz)			
		Standard	Alias	MIN.	MAX.	MIN.	MAX.		
Cycle time		TKHKH	TCYC	4.0	-	4.4	-	ns	
Clock access	time	TKHQV	TCD	-	2.5	-	2.8	ns	
Output enable	access time	TGLQV	TOE	_	2.5	-	2.8	ns	
Clock high to	output active	TKHQX1	TDC1	0	-	0	_	ns	
Clock high to	output change	TKHQX2	TDC2	1.0	-	1.0	_	ns	
Output enable	to output active	TGLQX	TOLZ	0	_	0	_	ns	
Output disable	e to output high-Z	TGHQZ	TOHZ	0	2.5	0	2.8	ns	
Clock high to	output high-Z	TKHQZ	TCZ	1.0	2.5	1.0	2.8	ns	
Clock high pu	lse width	TKHKL	TCH	1.7	-	1.8	_	ns	
Clock low pulse width		TKLKH	TCL	1.7	_	1.8	_	ns	
Setup times	Address	TAVKH	TAS	0.8	-	1.2	-	ns	
	Address status	TADSVKH	TSS						
	Data in	TDVKH	TDS						
	Write enable	TWVKH	TWS						
	Address advance	TADVVKH	-						
	Chip enable	TEVKH	-						
Hold times	Address	TKHAX	TAH	0.3	-	0.4	-	ns	
	Address status	TKHADSX	TSH						
	Data in	TKHDX	TDH						
	Write enable	TKHWX	TWH						
	Address advance	TKHADVX	_						
	Chip enable	TKHEX	_						
Power down 6	entry time	TZZE	TZZE	_	8.0	-	8.8	ns	
Power down r	ecovery time	TZZR	TZZR	-	8.0	-	8.8	ns	



Read and Write Cycle (2/2)

Pa	Parameter		bol	-A	50	-A	.60	Unit	Note
				(200	MHz)	(167 MHz)			
		Standard	Alias	MIN.	MAX.	MIN.	MAX.		
Cycle time		TKHKH	TCYC	5.0	-	6.0	_	ns	
Clock access	time	TKHQV	TCD	-	3.0	-	3.5	ns	
Output enable	e access time	TGLQV	TOE	-	3.0	-	3.5	ns	
Clock high to	output active	TKHQX1	TDC1	0	-	0	-	ns	
Clock high to	output change	TKHQX2	TDC2	1.0	-	1.0	_	ns	
Output enable	e to output active	TGLQX	TOLZ	0	-	0	_	ns	
Output disabl	e to output high-Z	TGHQZ	TOHZ	0	3.0	0	3.5	ns	
Clock high to	output high-Z	TKHQZ	TCZ	1.0	3.0	1.0	3.5	ns	
Clock high pu	Clock high pulse width		TCH	2.0	-	2.0	_	ns	
Clock low pul	Clock low pulse width		TCL	2.0	-	2.0	_	ns	
Setup times	Address	TAVKH	TAS	1.5	-	1.5	_	ns	
	Address status	TADSVKH	TSS						
	Data in	TDVKH	TDS						
	Write enable	TWVKH	TWS						
	Address advance	TADVVKH	_						
	Chip enable	TEVKH	_						
Hold times	Address	TKHAX	TAH	0.5	-	0.5	_	ns	
	Address status	TKHADSX	TSH						
	Data in	TKHDX	TDH						
	Write enable	TKHWX	TWH						
	Address advance	TKHADVX	_						
	Chip enable	TKHEX	_						
Power down	entry time	TZZE	TZZE	-	10.0	-	12.0	ns	
Power down i	recovery time	TZZR	TZZR	-	10.0	-	12.0	ns	

READ CYCLE




Notes 1. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

2. Outputs are disabled within two clock cycles after deselect.

Remark Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.


WRITE CYCLE



Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.

2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

 μ PD4442163, 4442183, 4442323, 4442363




Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.

2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.

μPD4442163, 4442183, 4442323, 4442363

SINGLE READ / WRITE CYCLE




Notes 1. All bytes WRITE can be initiated by /GW LOW or /GW HIGH and /BWE, /BW1-/BW4 LOW.


- 2. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
- 3. Outputs are disabled within two clock cycles after deselect.

Remark /AP is HIGH and /ADV is don't care.

POWER DOWN (ZZ) CYCLE




STOP CLOCK CYCLE





Note $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge V_{DD} - 0.2 \text{ V}$, $V_{I/O} \le 0.2 \text{ V}$


Package Drawing

100-PIN PLASTIC LQFP (14x20)









NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	22.0±0.2
В	20.0±0.2
С	14.0±0.2
D	16.0±0.2
F	0.825
G	0.575
Н	$0.32^{+0.08}_{-0.07}$
ı	0.13
J	0.65 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.17^{+0.06}_{-0.05}$
N	0.10
Р	1.4
Q	0.125±0.075
R	3°+7° -3°
S	1.7 MAX.

S100GF-65-8ET-1

Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of the μ PD4442163, 4442183, 4442323 and 4442363.

Types of Surface Mount Devices

$$\begin{split} &\mu \text{PD4442163GF} \ : 100\text{-pin PLASTIC LQFP} \ (14 \times 20) \\ &\mu \text{PD4442183GF} \ : 100\text{-pin PLASTIC LQFP} \ (14 \times 20) \\ &\mu \text{PD4442323GF} \ : 100\text{-pin PLASTIC LQFP} \ (14 \times 20) \\ &\mu \text{PD4442363GF} \ : 100\text{-pin PLASTIC LQFP} \ (14 \times 20) \end{split}$$



[MEMO]



[MEMO]



[MEMO]

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of May, 2001. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4