

MC10E195
MC100E195

PROGRAMMABLE DELAY CHIP

FN SUFFIX
PLASTIC PACKAGE
CASE 776-02

An eighth latched input, D7, is provided for cascading multiple PDC's for increased programmable range. The cascade logic allows full control of multiple PDC's, at the expense of only a single added line to the data bus for each additional PDC, without the need for any external gating.

- 2.0ns Worst Case Delay Range
- $\approx 20\text{ps}$ /Delay Step Resolution
- $>1.0\text{GHz}$ Bandwidth
- On Chip Cascade Circuitry
- Extended 100E V_{EE} Range of -4.2 to -5.46V
- $75\text{K}\Omega$ Input Pulldown Resistors

Pin	Function
IN/ $\overline{\text{IN}}$	Signal Input
$\overline{\text{EN}}$	Input Enable
D[0:7]	Mux Select Inputs
Q/ $\overline{\text{Q}}$	Signal Output
LEN	Latch Enable
SET MIN	Min Delay Set
SET MAX	Max Delay Set
CASCADE	Cascade Signal

The logic diagram shows a 7-bit latch with inputs LEN, SET MIN, and SET MAX, and outputs D0 through D7. The latch is implemented using a chain of inverters and NAND gates. The first stage is a NAND gate with inputs IN and EN, and output Q. The output Q is connected to the D input of the 7-bit latch. The 7-bit latch is a 7-bit D latch with inputs D0 through D7 and outputs Q0 through Q7. The output Q7 is connected to the D input of the next 7-bit latch, forming a cascade. The cascade connection is labeled "CASCADE" and "CASCADING".

04/99



DC CHARACTERISTICS ($V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$; $V_{CC} = V_{CCO} = \text{GND}$)

Symbol	Characteristic	0°C			25°C			85°C			Unit	Condition
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
I_{IH}	Input HIGH Current			150			150			150	μA	
I_{EE}	Power Supply Current 10E 100E		130 130	156 156		130 130	156 156		130 150	156 179	mA	

AC CHARACTERISTICS ($V_{EE} = V_{EE}(\text{min})$ to $V_{EE}(\text{max})$; $V_{CC} = V_{CCO} = \text{GND}$)

Symbol	Characteristic	0°C			25°C			85°C			Unit	Notes
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
t_{PLH} t_{PHL}	Propagation Delay IN to Q; Tap = 0 IN to Q; Tap = 127 $\overline{\text{EN}}$ to Q; Tap = 0 D7 to CASCADE	1210 3200 1250 300	1360 3570 1450 450	1510 3970 1650 700	1240 3270 1275 300	1390 3630 1475 450	1540 4030 1675 700	1440 3885 1350 300	1590 4270 1650 450	1765 4710 1950 700	ps	
t_{RANGE}	Programmable Range $t_{PD}(\text{max}) - t_{PD}(\text{min})$	2000	2175		2050	2240		2375	2580		ps	
Δt	Step Delay D0 High D1 High D2 High D3 High D4 High D5 High D6 High		17 34 68 115 250 505 1000			17.5 35 70 140 280 560 1120			21 42 84 168 336 672 1344		ps	6
Lin	Linearity	D1	D0		D1	D0		D1	D0			7
t_{SKEW}	Duty Cycle Skew $t_{PHL} - t_{PLH}$		± 30			± 30			± 30		ps	1
t_s	Setup Time D to LEN D to IN $\overline{\text{EN}}$ to IN	200 800 200	0		200 800 200	0		200 800 200	0		ps	2 3
t_h	Hold Time LEN to D IN to $\overline{\text{EN}}$	500 0	250		500 0	250		500 0	250		ps	4
t_R	Release Time $\overline{\text{EN}}$ to IN SET MAX to LEN SET MIN to LEN	300 800 800			300 800 800			300 800 800			ps	5
t_{jit}	Jitter		<5.0			<5.0			<5.0		ps	8
t_r t_f	Output Rise/Fall Time 20–80% (Q) 20–80% (CASCADE)	125 300	225 450	325 650	125 300	225 450	325 650	125 300	225 450	325 650	ps	

1. Duty cycle skew guaranteed only for differential operation measured from the cross point of the input to the cross point of the output.
2. This setup time defines the amount of time prior to the input signal the delay tap of the device must be set.
3. This setup time is the minimum time that $\overline{\text{EN}}$ must be asserted prior to the next transition of IN/ $\overline{\text{IN}}$ to prevent an output response greater than ± 75 mV to that IN/ $\overline{\text{IN}}$ transition.
4. This hold time is the minimum time that $\overline{\text{EN}}$ must remain asserted after a negative going IN or positive going $\overline{\text{IN}}$ to prevent an output response greater than ± 75 mV to that IN/ $\overline{\text{IN}}$ transition.
5. This release time is the minimum time that $\overline{\text{EN}}$ must be deasserted prior to the next IN/ $\overline{\text{IN}}$ transition to ensure an output response that meets the specified IN to Q propagation delay and transition times.
6. Specification limits represent the amount of delay added with the assertion of each individual delay control pin. The various combinations of asserted delay control inputs will typically realize D0 resolution steps across the specified programmable range.
7. The linearity specification guarantees to which delay control input the programmable steps will be monotonic (i.e. increasing delay steps for increasing binary counts on the control inputs Dn). Typically the device will be monotonic to the D0 input, however under worst case conditions and process variation, delays could decrease slightly with increasing binary counts when the D0 input is the LSB. With the D1 input as the LSB the device is guaranteed to be monotonic over all specified environmental conditions and process variation.
8. The jitter of the device is less than what can be measured without resorting to very tedious and specialized measurement techniques.



To increase the programmable range of the E195 internal cascade circuitry has been included. This circuitry allows for the cascading of multiple E195's without the need for any external gating. Furthermore this capability requires only one more address line per added E195. Obviously cascading multiple PDC's will result in a larger programmable range however this increase is at the expense of a longer minimum delay.

An expansion of the latch section of the block diagram is pictured below. Use of this diagram will simplify the explanation of how the cascade circuitry works. When D7 of chip #1 above is low the cascade output will also be low while the cascade bar output will be a logical high. In this condition the SET MIN pin of chip #2 will be asserted and thus all of the latches of chip #2 will be reset and the device will be set at its minimum delay. Since the RESET and SET inputs of the latches are overriding any changes on the A0–A6 address bus will not affect the operation of chip #2.


When the SET MAX pin of chip #1 is asserted the D0 and D1 latches will be reset while the rest of the latches will be set. In addition, to maintain monotonicity an additional gate delay is selected in the cascade circuitry. As a result when D7 of chip #1 is asserted the delay increases from 31.75 gates to 32 gates. A 32 gate delay is the maximum delay setting for the E195.

[illegible]

Figure 2. Expansion of the Latch Section of the E195 Block Diagram

OUTLINE DIMENSIONS


FN SUFFIX
PLASTIC PLCC PACKAGE
CASE 776-02
ISSUE D



NOTES:

- DATUMS -L-, -M-, AND -N- DETERMINED WHERE TOP OF LEAD SHOULDER EXITS PLASTIC BODY AT MOLD PARTING LINE.
- DIM G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
- DIM R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- DIMENSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.485	0.495	12.32	12.57
B	0.485	0.495	12.32	12.57
C	0.165	0.180	4.20	4.57
E	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050 BSC		1.27 BSC	
H	0.026	0.032	0.66	0.81
J	0.020	—	0.51	—
K	0.025	—	0.64	—
R	0.450	0.456	11.43	11.58
U	0.450	0.456	11.43	11.58
V	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
X	0.042	0.056	1.07	1.42
Y	—	0.020	—	0.50
Z	2°		10°	
G1	0.410	0.430	10.42	10.92
K1	0.040	—	1.02	—

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Mfax is a trademark of Motorola, Inc.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141,
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 81-3-5487-8488

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com – TOUCHTONE 1-602-244-6609
Motorola Fax Back System – US & Canada ONLY 1-800-774-1848
– <http://sps.motorola.com/mfax/>

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,
2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.
852-26629298

HOME PAGE: <http://motorola.com/sps/>



MOTOROLA

