






OUTPUT POWER, TOTAL EFFICIENCY, INPUT VSWR VS. FREQUENCY (M57729)




OUTPUT POWER, TOTAL EFFICIENCY, VS. INPUT POWER (M57729)




OUTPUT POWER VS. DC SUPPLY VOLTAGE (M57729)



OUTPUT POWER VS. 1st VOLTAGE (M57729)



INPUT IMPEDANCE, OUTPUT IMPEDANCE VS. FREQUENCY (M57729)



**DESIGN CONSIDERATION OF HEAT RADIATION**

Please refer to following consideration when designing heat sink.

**1. Junction temperature of incorporated transistors at standard operation.**

(1) Thermal resistance between junction and package of incorporated transistors.

- a) First stage transistor  
 $R_{th(j-c)1} = 12^{\circ}\text{C/W}$  (Typ.)
- b) Second stage transistor  
 $R_{th(j-c)2} = 4^{\circ}\text{C/W}$  (Typ.)
- c) Final stage transistor  
 $R_{th(j-c)3} = 2^{\circ}\text{C/W}$  (Typ.)

(2) Junction temperature of incorporated transistors at standard operation.

- Conditions for standard operation.  
 $P_o = 30\text{W}$ ,  $V_{CC} = 12.5\text{V}$ ,  $P_{in} = 0.3\text{W}$ ,  $\eta_T = 40\%$  (minimum rating),  $P_{O1}$  (Note 1) = 2.0W,  $P_{O2}$  (2) = 8.0W,  $I_T = 6.0\text{A}$  ( $I_{T1}$  (3) = 0.35A,  $I_{T2}$  (4) = 1.32A,  $I_{T3}$  (5) = 4.33A)  
 Note 1: Output power of the first stage transistor  
 Note 2: Output power of the second stage transistor  
 Note 3: Circuit current of the first stage transistor  
 Note 4: Circuit current of the second stage transistor  
 Note 5: Circuit current of the final stage transistor
- Junction temperature of the first stage transistor  
 $T_{j1} = (V_{CC} \times I_{T1} - P_{O1} + P_{in}) \times R_{th(j-c)1} + T_c$  (6)  
 $= (12.5 \times 0.35 - 2.0 + 0.3) \times 12 + T_c$   
 $= 32 + T_c$  ( $^{\circ}\text{C}$ )  
 Note 6: Package temperature of device
- Junction temperature of the second stage transistor  
 $T_{j2} = (V_{CC} \times I_{T2} - P_{O2} + P_{O1}) \times R_{th(j-c)2} + T_c$   
 $= (12.5 \times 1.32 - 8.0 + 2.0) \times 4 + T_c$   
 $= 42 + T_c$  ( $^{\circ}\text{C}$ )
- Junction temperature of the final stage transistor  
 $T_{j3} = (V_{CC} \times I_{T3} - P_o + P_{O2}) \times R_{th(j-c)3} + T_c$   
 $= (12.5 \times 4.33 - 30 + 8) \times 2 + T_c$   
 $= 64 + T_c$  ( $^{\circ}\text{C}$ )

**2. Heat sink design**

In thermal design of heat sink, try to keep the package temperature at the upper limit of the operating ambient temperature (normally  $T_a = 60^{\circ}\text{C}$ ) and at the output power of 7W below  $90^{\circ}\text{C}$ .

The thermal resistance  $R_{th(c-a)}$  (7) of the heat sink to realize this:

$$R_{th(c-a)} = \frac{T_c - T_a}{(P_o/\eta_T) - P_o + P_{in}} = \frac{90 - 60}{(30/0.4) - 30 + 0.3} = 0.66$$

$(^{\circ}\text{C/W})$

Note 7: Inclusive of the contact thermal resistance between device and heat sink

Mounting the heat sink of the above thermal resistance on the device,

$$T_{j1} = 122^{\circ}\text{C}, T_{j2} = 132^{\circ}\text{C}, T_{j3} = 155^{\circ}\text{C} \text{ at } T_a = 60^{\circ}\text{C}, T_c = 90^{\circ}\text{C}.$$

In the annual average of ambient temperature is  $30^{\circ}\text{C}$ ,

$$T_{j1} = 92^{\circ}\text{C}, T_{j2} = 102^{\circ}\text{C}, T_{j3} = 125^{\circ}\text{C}.$$

As the maximum junction temperature of these incorporated transistors  $T_{jmax}$  are  $175^{\circ}\text{C}$ , application under fully derated condition is ensured.