## Description

The M16C/62M group of single-chip microcomputers are built using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 100-pin plastic molded QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, low voltage (2.2V to 3.6V), they are capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for control-ling office, communications, industrial equipment, and other high-speed processing applications. The M16C/62M group includes a wide range of products with different internal memory types and sizes and various package types.

## Features

Memory capacity	ROM (See Figure 1.1.4. ROM Expansion)
	RAM 10K to 20K bytes
• Shortest instruction execution time	100ns (f(XIN)=10MHz, VCC=2.7V to 3.6V)
	142.9ns (f(XIN)=7MHz, Vcc=2.2V to 3.6V with software one-wait)
Supply voltage	2.7V to 3.6V (f(XIN)=10MHz, without software wait)
	2.4V to 2.7V (f(XIN)=7MHz, without software wait)
	2.2V to 2.4V (f(XIN)=7MHz with software one-wait)
Low power consumption	28.5mW (Vcc = 3V, f(XIN)=10MHz, without software wait)
Interrupts	25 internal and 8 external interrupt sources, 4 software
	interrupt sources; 7 levels (including key input interrupt)
Multifunction 16-bit timer	5 output timers + 6 input timers
• Serial I/O	5 channels
	(3 for UART or clock synchronous, 2 for clock synchronous)
• DMAC	2 channels (trigger: 24 sources)
A-D converter	10 bits X 8 channels (Expandable up to 10 channels)
D-A converter	8 bits X 2 channels
CRC calculation circuit	1 circuit
Watchdog timer	1 line
Programmable I/O	87 lines
Input port	1 line (P85 shared with NMI pin)
Memory expansion	Available (to a maximum of 1M bytes)
Chip select output	4 lines
Clock generating circuit	2 built-in clock generation circuits
	(built-in feedback resistor, and external ceramic or quartz oscillator)

## Applications

Audio, cameras, office equipment, communications equipment, portable equipment



## **Pin Configuration**

Figures 1.1.1 and 1.1.2 show the pin configurations (top view).




Figure 1.1.1. Pin configuration (top view)








Figure 1.1.2. Pin configuration (top view)



## **Block Diagram**

Figure 1.1.3 is a block diagram of the M16C/62M group.




Figure 1.1.3. Block diagram of M16C/62M group



## **Performance Outline**

Table 1.1.1 is a performance outline of M16C/62M group.

Table 1.1.1. Performance outline of M16C/62M group

	Item	Performance			
Number of bas	sic instructions	91 instructions			
Shortest instru	uction execution time	100ns(f(XIN)=10MHz, Vcc=2.7V to 3.6V)			
		142.9ns (f(XIN)=7MHz, VCC=2.2V to 3.6V with software one-wait)			
Memory	ROM	(See the figure 1.1.4. ROM Expansion)			
capacity	RAM	10K to 20K bytes			
I/O port	P0 to P10 (except P85)	8 bits x 10, 7 bits x 1			
Input port	P85	1 bit x 1			
Multifunction	TA0, TA1, TA2, TA3, TA4	16 bits x 5			
timer	TB0, TB1, TB2, TB3, TB4, TB5	16 bits x 6			
Serial I/O	UART0, UART1, UART2	(UART or clock synchronous) x 3			
	SI/O3, SI/O4	(Clock synchronous) x 2			
A-D converter		10 bits x (8 + 2) channels			
D-A converter		8 bits x 2			
DMAC		2 channels (trigger: 24 sources)			
CRC calculati	on circuit	CRC-CCITT			
Watchdog tim	er	15 bits x 1 (with prescaler)			
Interrupt		25 internal and 8 external sources, 4 software sources, 7 levels			
Clock generat	ing circuit	2 built-in clock generation circuits			
		(built-in feedback resistor, and external ceramic or quartz oscillator)			
Supply voltage	e	2.7V to 3.6V (f(XIN)=10MHz, without software wait)			
		2.4V to 2.7V (f(XIN)=7MHz, without software wait)			
		2.2V to 2.4V (f(XIN)=7MHz with software one-wait)			
Power consur	nption	28.5mW (f(XIN) =10MHz, VCC=3V without software wait)			
I/O	I/O withstand voltage	3V			
characteristics	Output current	1mA			
Memory expa	nsion	Available (to a maximum of 1M bytes)			
Device config	uration	CMOS high performance silicon gate			
Package		100-pin plastic mold QFP			



Mitsubishi plans to release the following products in the M16C/62M group:

- (1) Support for mask ROM version and Flash memory version
- (2) ROM capacity
- (3) Package
  - 100P6S-A : Plastic molded QFP (mask ROM and flash memory versions)
  - 100P6Q-A : Plastic molded QFP (mask ROM and flash memory versions)




Figure 1.1.4. ROM expansion

The M16C/62M group products currently supported are listed in Table 1.1.2.

### Table 1.1.2 M16C/62M group

Table 1.1.2. M16C/62M g	ble 1.1.2. M16C/62M group         June, 2000							
Type No	ROM capacity	RAM capacity	Package type	Remarks				
M30620MCM-XXXFP	128K byte		100P6S-A					
M30620MCM-XXXGP	12010 5910	10K byte	100P6Q-A					
M30624MGM-XXXFP			100P6S-A	mask ROM version				
M30624MGM-XXXGP	256K byte	20K byte	100P6Q-A					
M30620FCMFP			100P6S-A					
M30620FCMGP	128K byte	10K byte	100P6Q-A					
M30624FGMFP			100P6S-A	Flash memory 3V version				
M30624FGMGP	256K byte	20K byte	100P6Q-A					






Figure 1.1.5. Type No., memory size, and package



Symbol		Parameter	Condition	Rated value	Unit
Vcc	Supply volta	ge	Vcc=AVcc	- 0.3 to 4.6	V
AVcc	Analog supply voltage		Vcc=AVcc	- 0.3 to 4.6	V
Vı	Input voltage	RESET, CNVss, BYTE,           P00 to P07, P10 to P17, P20 to P27,           P30 to P37,P40 to P47, P50 to P57,           P60 to P67, P72 to P77, P80 to P87,           P90 to P97, P100 to P107,           VREF, XIN		- 0.3 to Vcc + 0.3	V
		P70, P71		- 0.3 to 4.6	V
Vo	Output voltage	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86, P87, P90 to P97, P100 to P107, XOUT		- 0.3 to Vcc + 0.3	V
		P70, P71		- 0.3 to 4.6	V
Pd	Power dissipation		Ta=25 °C	300	mW
Topr	Operating a	mbient temperature		- 20 to 85 / -40 to 85 (Note)	°C
Tstg	Storage terr	perature		- 65 to 150	°C

### Table 1.26.1. Absolute maximum ratings

Note : Specify a product of -40°C to 85°C to use it.



Table 1.26.2. Recommended operating conditions (referenced to VCC = 2.2V to 3.6V at Ta = $-20^{\circ}$ C
to 85°C / – 40°C to 85°C(Note3) unless otherwise specified)


<u> </u>	Parameter				Standard		Unit		
Symbol			Paramete	ſ	Min.	Тур.	Max.	Unit	
Vcc	Supply volta	ge			2.2	3.0	3.6	V	
AVcc	Analog supp	ly volta	ge			Vcc		V	
Vss	Supply volta	ge				0		V	
AVss	Analog supp	ly volta	ge		0		V		
Viн	HIGH input voltage	P72 to I	P37, P40 to P47, P50 to P5 277, P80 to P87, P90 to P9 SET, CNVss, BYTE		0.8Vcc		Vcc	V	
		P70, P7	<b>'</b> 1		0.8Vcc		4.6	V	
		P00 to F	P07, P10 to P17, P20 to P2	7, P30 (during single-chip mode)	0.8Vcc		Vcc	V	
			P07, P10 to P17, P20 to P2 ut function during memory ex	0.5Vcc		Vcc	V		
VIL	voltage P70 to		P37, P40 to P47, P50 to P5 <u>P77, </u> P80 to P87, P90 to P9 SET, CNVss, BYTE	0		0.2Vcc	V		
		P00 to F	P07, P10 to P17, P20 to P2	0		0.2Vcc	V		
			P07, P10 to P17, P20 to P2 ut function during memory ex	7, P30 pansion and microprocessor modes)	0		0.16Vcc	V	
I <sub>OH (peak)</sub>	HIGH peak ou current	utput	P00 to P07, P10 to P17, P P40 to P47, P50 to P57, P P80 to P84, P86, P87, P90			- 10.0	mA		
I <sub>OH (avg)</sub>	HIGH average current						- 5.0	mA	
I <sub>OL (peak)</sub>	LOW peak ou current						10.0	mA	
I <sub>OL (avg)</sub>	LOW average output current		P00 to P07, P10 to P17, P P40 to P47, P50 to P57, P P80 to P84, P86, P87, P90	60 to P67, P70 to P77,			5.0	mA	
				Vcc=2.7V to 3.6V	0		10	MHz	
f (XIN)			No wait	Vcc=2.4V to 2.7V	0		10 X Vcc - 17	MHz	
	Main clock in oscillation	nput		Vcc=2.2V to 2.4V	0		17.5 X Vcc - 35	MHz	
	frequency		with woit	Vcc=2.7V to 3.6V	0		10	MHz	
			with wait Vcc=2.2V to 2.7V				6 X Vcc - 6.2	MHz	
f (Xcin)	Subclock os	cillation	frequency			32.768	50	kHz	

Note 1: The mean output current is the mean value within 100ms.

Note 2: The total IoL (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IoH (peak) for ports P0, P1, P2, P86, P87, P9, and P10 must be 80mA max. The total IoL (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max. The total IoH (peak) for ports P3, P4, P5, P6, P7, and P80 to P84 must be 80mA max.

Note 3: Specify a product of -40°C to 85°C to use it.

Note 4: Relationship between main clock oscillation frequency and supply voltage.



Flash memory version program voltage and read
an exerting the set of an exerted at

1	
Flash program voltage	Flash read operation voltage
Vcc=2.7V to 3.6V	Vcc=2.4V to 3.6V
Vcc=2.7V to 3.4V	Vcc=2.2V to 2.4V

Note 5: Execute case without wait, program / erase of flash memory by Vcc=2.7V to 3.6V and f(BCLK) ≤ 6.25 MHz. Execute case with wait, program / erase of flash memory by Vcc=2.7V to 3.6V and f(BCLK) ≤ 10.0 MHz.



Table 1.26.3. Electrical characteristics (referenced to $V_{CC} = 2.7V$ to 3.6V, $V_{SS} = 0V$ at $Ta = -20^{\circ}C$ to
85°C / – 40°C to 85°C (Note1), $f(X   N) = 10 MHz$ without wait unless otherwise specified

Symbol		Pa	rameter		Measurin	g condition	Standard		1	Unit
Symbol		га	lameter				Min	Тур.	Max.	Onic
Vон	HIGH output voltage	P40 to P47, P	10 to P17, P20 to P2 50 to P57, P60 to P6 86,P87, P90 to P97, F	7, P72 to P77,	Іон=–1тА					v
	HIGH output			HIGHPOWER	Іон=–0.1mA		2.5			<u> </u>
	voltage	Хоит		LOWPOWER	Іон=–50μА		2.5			V
Vон	HIGH output	<i></i>		HIGHPOWER	With no load applied	I		3.0		v
	voltage	Хсоит		LOWPOWER	With no load applied			1.6		v
Vol	LOW output voltage	P40 to P47, P	10 to P17, P20 to P2 50 to P57, P60 to P6 86,P87, P90 to P97, F	7, P70 to P77,	lol=1mA				0.5	v
	LOW output	Хоит		HIGHPOWER	IoL=0.1mA				0.5	v
Vol	voltage			LOWPOWER	Ιοι=50μΑ				0.5	
VOL	LOW output voltage	Хсоит		HIGHPOWER LOWPOWER	With no load applied With no load applied			0		v
Vt+-Vt-	Hysteresis	INTo to INT5, SDA, CLK0 to	TA0IN to TA4IN, TB0 NMI, ADTRG, CTS0 t 0 CLK4, TA20UT to T/ D0 to RxD2, SIN3, SIN	to CTS2, SCL, A4ουτ,			0.2		0.8	v
VT+-VT-	Hysteresis	RESET					0.2		1.8	V
Іін	HIGH input current	P40 to P47, P P80 to P87, P	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, Xin, RESET, CNVss, BYTE						4.0	μΑ
lı.	LOW input current	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P107, XIN, RESET, CNVss, BYTE		Vi=0V				-4.0	μΑ	
Rpullup	Pull-up resistance	P40 to P47, P	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P72 to P77, P80 to P84, P86,P87, P90 to P97, P100 to P107		VI=0V		20	75	330	kΩ
Rfxin	Feedback resist	ance XIN						3.0		MΩ
Rfxcin	Feedback resist	ance XCIN						10.0		MΩ
VRAM	RAM retention v	oltage			When clock is stopped		2.0			V
			In single-chip mode, the output pins	Mask ROM version	f(XIN)=10MHz Square wave, no division		9.5	21.25	mA	
		are o	are open and other pins are Vss		Flash memory 3V version	f(XIN)=10MHz Square wave, no division		12.0	21.25	mA
					Mask ROM version, flash memory 3V version	f(Xcin)=32kHz Square wave		45.0		μΑ
					Flash memory 3V version program	f(XIN)=10MHz Square wave, division by 2		14.0		mA
lcc	Power supply of	Power supply current		Flash memory 3V version erase	f(XIN)=10MHz Square wave, division by 2		17.0		mA	
		Mask ROM version, flash memory 3V version	f(XCIN)=32kHz When a WAIT instruction is executed. Oscillation capacity High (Note2)		2.8		μΑ			
						f(XCIN)=32kHz When a WAIT instruction is executed. Oscillation capacity Low (Note2)		0.9		μΑ
						When clock is stopped Ta=25°C			1.0	
						When clock is stopped Ta=85°C			20.0	μA

Note 1: Specify a product of -40°C to 85°C to use it.

Note 2: With one timer operated using fC32.



# Table 1.26.4. A-D conversion characteristics (referenced to Vcc = AVcc = VREF = 2.4V to 3.6V, Vss = AVss = 0V, at Ta = - 20°C to 85°C / - 40°C to 85°C (Note2), f(XIN)=10MHz unless otherwise specified)

			NA 1 Urd	S			
Symbol Parameter		Parameter	Measuring condition	Min.	Тур.	Max	Unit
-	Resolution		Vref =Vcc			10	Bits
-	Absolute accuracy	Sample & hold function not available (8 bit)	VREF =VCC=3V, fad=fad/2			±2	LSB
RLADDER	Ladder resistance		Vref =Vcc	10		40	kΩ
<b>t</b> CONV	Conversion time(8bit)			9.8			μs
Vref	Reference voltage			2.4		Vcc	V
VIA	Analog input	voltage		0		Vref	V

Note 1: Connect AVcc pin to Vcc pin and apply the same electric potential.

Note 2: Specify a product of -40°C to 85°C to use it.

### Table 1.26.5. D-A conversion characteristics (referenced to Vcc = 2.4V to 3.6V, Vss = AVss = 0V, VREF=3V, at Ta = - 20°C to 85°C / - 40°C to 85°C (Note2), f(XIN)=10MHz unless otherwise specified)

Cumhal	Demonster	<b>NA</b> 1 1141	S	11		
Symbol	Parameter	Measuring condition	Min.	Тур.	Max	Unit
-	Resolution				8	Bits
-	Absolute accuracy				1.0	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
IVREF	Reference power supply input current	(Note1)			1.0	mA

Note 1: This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016". The A-D converter's ladder resistance is not included.

Also, when DA register contents are not "00", the current IVREF always flows even though Vref may have been set to be "unconnected" by the A-D control register.

Note 2: Specify a product of -40°C to 85°C to use it.

#### Table 1.26.6. Flash memory version electrical characteristics

#### (referenced to Vcc = 2.7V to 3.6V, at Ta =0°C to 60°C unless otherwise specified)

Parameter		Standard				
		Тур.	Max	Unit		
Page program time		6	120	ms		
Block erase time		50	600	ms		
Erase all unlocked blocks time		50 X n (Note)	600 X n (Note)	ms		
Lock bit program time		6	120	ms		

Note : n denotes the number of block erases.

## Table 1.26.7. Flash memory version program voltage and read operation voltage characteristics (Ta = $0^{\circ}$ C to $60^{\circ}$ C)

Flash program voltage	Flash read operation voltage
Vcc=2.7V to 3.6V	Vcc=2.4V to 3.6V
Vcc=2.7V to 3.4V	Vcc=2.2V to 2.4V



### **Timing requirements**

(referenced to VCC = 3V, VSS = 0V, at Ta =  $-20^{\circ}$ C to  $85^{\circ}$ C /  $-40^{\circ}$ C to  $85^{\circ}$ C (\*) unless otherwise specified) \* : Specify a product of  $-40^{\circ}$ C to  $85^{\circ}$ C to use it.

 Table 1.26.8. External clock input

		Standard		
Symbol	vmbol Parameter		Max.	Unit
tc	External clock input cycle time	100		ns
tw(H)	External clock input HIGH pulse width	40		ns
tw(L)	External clock input LOW pulse width	40		ns
tr	External clock rise time		18	ns
tf	External clock fall time		18	ns

### Table 1.26.9. Memory expansion and microprocessor modes

		Standard		
Symbol	Parameter	Min.	Max.	Unit
tac1(RD-DB)	Data input access time (no wait)		(Note)	ns
tac2(RD-DB)	Data input access time (with wait)		(Note)	ns
tac3(RD-DB)	Data input access time (when accessing multiplex bus area)		(Note)	ns
tsu(DB-RD)	Data input setup time	80		ns
tsu(RDY-BCLK )	RDY input setup time	60		ns
tsu(HOLD-BCLK )	HOLD input setup time	80		ns
th(RD-DB)	Data input hold time	0		ns
th(BCLK -RDY)	RDY input hold time	0		ns
th(BCLK-HOLD )	HOLD input hold time	0		ns
td(BCLK-HLDA)	HLDA output delay time		100	ns

Note: Calculated according to the BCLK frequency as follows:

$$tac1(RD - DB) = \frac{10^9}{f(BCLK) X 2} - 90$$
 [ns]

$$tac2(RD - DB) = \frac{3 \times 10^9}{f(BCLK) \times 2} - 90$$
 [ns]

$$tac3(RD - DB) = \frac{3 \times 10}{f(BCLK) \times 2} - 90$$
 [ns]



## Timing requirements

(referenced to Vcc = 3V, Vss = 0V, at Ta =  $-20^{\circ}$ C to  $85^{\circ}$ C /  $-40^{\circ}$ C to  $85^{\circ}$ C (\*) unless otherwise specified) \* : Specify a product of  $-40^{\circ}$ C to  $85^{\circ}$ C to use it.

Symbol	Parameter	Standard		Unit
Symbol	Symbol		Max.	
tc(TA)	TAilN input cycle time	150		ns
tw(TAH)	TAilN input HIGH pulse width	60		ns
tw(TAL)	TAin input LOW pulse width	60		ns

### Table 1.26.11. Timer A input (gating input in timer mode)

Cumple al	Descurrence	Standard		Unit
Symbol	nbol Parameter		Max.	
tc(TA)	TAilN input cycle time	600		ns
tw(TAH)	TAilN input HIGH pulse width	300		ns
tw(TAL)	TAil input LOW pulse width	300		ns

### Table 1.26.12. Timer A input (external trigger input in one-shot timer mode)

Symbol	Derometer	Standard		Unit
Symbol	Symbol Parameter		Max.	
tc(TA)	TAilN input cycle time	300		ns
tw(TAH)	TAilN input HIGH pulse width	150		ns
tw(TAL)	TAin input LOW pulse width	150		ns

### Table 1.26.13. Timer A input (external trigger input in pulse width modulation mode)

Sumbal	Standard		1.1++14	
Symbol	Parameter		Max.	Unit
tw(TAH)	TAin input HIGH pulse width	150		ns
tw(TAL)	TAilN input LOW pulse width	150		ns

### Table 1.26.14. Timer A input (up/down input in event counter mode)

C: make at		Standard		11.21
Symbol	Parameter		Max.	Unit
tc(UP)	TAiout input cycle time	3000		ns
tw(UPH)	TAiout input HIGH pulse width	1500		ns
tw(UPL)	TAiout input LOW pulse width	1500		ns
tsu(UP-TIN)	TAiout input setup time	600		ns
th(TIN-UP)	TAiout input hold time	600		ns



## **Timing requirements**

(referenced to Vcc = 3V, Vss = 0V, at Ta =  $-20^{\circ}$ C to  $85^{\circ}$ C /  $-40^{\circ}$ C to  $85^{\circ}$ C (\*) unless otherwise specified) \* : Specify a product of  $-40^{\circ}$ C to  $85^{\circ}$ C to use it.

Table 1.26.15.	Timer B input (counter input in event counter mode)
----------------	---

	_	Standard		
Symbol	Symbol Parameter		Max.	Unit
tc(TB)	TBin input cycle time (counted on one edge)	150		ns
tw(TBH)	TBin input HIGH pulse width (counted on one edge)	60		ns
tw(TBL)	TBin input LOW pulse width (counted on one edge)	60		ns
tc(TB)	TBin input cycle time (counted on both edges)	300		ns
tw(TBH)	TBin input HIGH pulse width (counted on both edges)	160		ns
tw(TBL)	TBin input LOW pulse width (counted on both edges)	160		ns

### Table 1.26.16. Timer B input (pulse period measurement mode)

	Parameter	Star	ndard	Unit
Symbol	Symbol		Max.	Unit
tc(TB)	TBilN input cycle time	600		ns
tw(TBH)	TBilN input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

### Table 1.26.17. Timer B input (pulse width measurement mode)

	Parameter	Stan	dard	Unit
Symbol		Min.	Max.	Offic
tc(TB)	TBin input cycle time	600		ns
tw(TBH)	TBin input HIGH pulse width	300		ns
tw(TBL)	TBin input LOW pulse width	300		ns

### Table 1.26.18. A-D trigger input

Symbol	Parameter	Stan	Unit	
Cymbol	Falameter	Min.	Max.	Unit
tc(AD)	ADTRG input cycle time (trigger able minimum)	1500		ns
tw(ADL)	ADTRG input LOW pulse width	200		ns

### Table 1.26.19. Serial I/O

Symbol	Parameter		Standard		
Cymbol			Max.	Unit	
tc(CK)	CLKi input cycle time	300		ns	
tw(CKH)	CLKi input HIGH pulse width	150		ns	
tw(CKL)	CLKi input LOW pulse width	150		ns	
td(C-Q)	TxDi output delay time		160	ns	
th(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	50		ns	
th(C-D)	RxDi input hold time	90		ns	

### Table 1.26.20. External interrupt INTi inputs

Symbol	Parameter	Stan	dard	Unit
Cymbol	Farameter	Min.	Max.	Unit
tw(INH)	INTi input HIGH pulse width	380		ns
tw(INL)	INTi input LOW pulse width	380		ns



# Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Ta = $-20^{\circ}$ C to $85^{\circ}$ C / $-40^{\circ}$ C to $85^{\circ}$ C (Note 3), CM15 = "1" unless otherwise specified)

			Standard		11.1
Symbol	Parameter	Measuring condition		Max.	Unit
td(BCLK-AD)	Address output delay time			60	ns
th(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
<b>t</b> h(RD-AD)	Address output hold time (RD standard)		0		ns
<b>t</b> h(WR-AD)	Address output hold time (WR standard)		0		ns
$t_{d(BCLK-CS)}$	Chip select output delay time			60	ns
$t_{h(BCLK-CS)}$	Chip select output hold time (BCLK standard)		4		ns
$t_{d(BCLK-ALE)}$	ALE signal output delay time			60	ns
$\mathbf{t}_{h(BCLK-ALE)}$	ALE signal output hold time	Figure 1.26.1	- 4		ns
td(BCLK-RD)	RD signal output delay time	J		60	ns
th(BCLK-RD)	RD signal output hold time		0		ns
td(BCLK-WR)	WR signal output delay time			60	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns
<b>t</b> h(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
th(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK) \times 2} - 80$$
 [ns]

Note 2: This is standard value shows the timing when the output is off, and doesn't show hold time of data bus. Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in  $t = -CR X \ln (1 - VoL / VcC)$ by a circuit of the right figure. For example, when VoL = 0.2Vcc, C = 30pF, R = 1k\Omega, hold time of output "L" level is  $t = -30pF X 1k\Omega X \ln (1 - 0.2VcC / VcC)$ 

= 6.7ns.

Note 3: Specify a product of -40°C to 85°C to use it.





Figure 1.26.1. Port P0 to P10 measurement circuit





Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Ta =  $-20^{\circ}$ C to  $85^{\circ}$ C /  $-40^{\circ}$ C to  $85^{\circ}$ C (Note 3), CM15 = "1" unless otherwise specified)

	Description	Macouring condition	Standard		11.24
Symbol	Parameter	Measuring condition	Min.	Max.	Unit
td(BCLK-AD)	Address output delay time			60	ns
<b>t</b> h(BCLK-AD)	Address output hold time (BCLK standard)		4		ns
<b>t</b> h(RD-AD)	Address output hold time (RD standard)		0		ns
<b>t</b> h(WR-AD)	Address output hold time (WR standard)		0		ns
td(BCLK-CS)	Chip select output delay time			60	ns
<b>t</b> h(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns
td(BCLK-ALE)	ALE signal output delay time	Figure 1.26.1		60	ns
<b>t</b> h(BCLK-ALE)	ALE signal output hold time		- 4		ns
td(BCLK-RD)	RD signal output delay time			60	ns
<b>t</b> h(BCLK-RD)	RD signal output hold time		0		ns
$\mathbf{t}_{d(BCLK-WR)}$	WR signal output delay time			60	ns
th(BCLK-WR)	WR signal output hold time		0		ns
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns
td(DB-WR)	Data output delay time (WR standard)		(Note1)		ns
<b>t</b> h(WR-DB)	Data output hold time (WR standard)(Note2)		0		ns

 
 Table 1.26.22. Memory expansion and microprocessor modes (when accessing external memory area with wait)

Note 1: Calculated according to the BCLK frequency as follows:

$$td(DB - WR) = \frac{10^9}{f(BCLK)} - 80$$
 [ns]

Note 2: This is standard value shows the timing when the output is off,

and doesn't show hold time of data bus.

Hold time of data bus is different by capacitor volume and pull-up (pull-down) resistance value.


Hold time of data bus is expressed in

 $t = -CR X \ln (1 - VOL / VCC)$ by a circuit of the right figure.

For example, when VoL = 0.2Vcc, C = 30pF, R =  $1k\Omega$ , hold time of output "L" level is

 $t = -30 pF X 1 k\Omega X ln (1 - 0.2 Vcc / Vcc)$ = 6.7ns.

Note 3: Specify a product of -40°C to 85°C to use it.





Switching characteristics (referenced to Vcc = 3V, Vss = 0V at Ta =  $-20^{\circ}$ C to  $85^{\circ}$ C /  $-40^{\circ}$ C to  $85^{\circ}$ C (Note 2), CM15 = "1" unless otherwise specified)

<u> </u>			Stan	Standard		
Symbol	Parameter	Measuring condition	Min.	Max.	Unit	
td(BCLK-AD)	Address output delay time			60	ns	
<b>t</b> h(BCLK-AD)	Address output hold time (BCLK standard)		4		ns	
<b>t</b> h(RD-AD)	Address output hold time (RD standard)		(Note 1)		ns	
<b>t</b> h(WR-AD)	Address output hold time (WR standard)		(Note 1)		ns	
td(BCLK-CS)	Chip select output delay time			60	ns	
th(BCLK-CS)	Chip select output hold time (BCLK standard)		4		ns	
<b>t</b> h(RD-CS)	Chip select output hold time (RD standard)		(Note 1)		ns	
<b>t</b> h(WR-CS)	Chip select output hold time (WR standard)		(Note 1)		ns	
td(BCLK-RD)	RD signal output delay time			60	ns	
<b>t</b> h(BCLK-RD)	RD signal output hold time		0		ns	
td(BCLK-WR)	WR signal output delay time	Figure 1.26.1		60	ns	
th(BCLK-WR)	WR signal output hold time		0		ns	
td(BCLK-DB)	Data output delay time (BCLK standard)			80	ns	
th(BCLK-DB)	Data output hold time (BCLK standard)		4		ns	
td(DB-WR)	Data output delay time (WR standard)		(Note 1)		ns	
<b>t</b> h(WR-DB)	Data output hold time (WR standard)		(Note 1)		ns	
$t_{d(BCLK-ALE)}$	ALE signal output delay time (BCLK standard)			60	ns	
<b>t</b> h(BCLK-ALE)	ALE signal output hold time (BCLK standard)		- 4		ns	
td(AD-ALE)	ALE signal output delay time (Address standard)		(Note 1)		ns	
<b>t</b> h(ALE-AD)	ALE signal output hold time(Address standard)		40		ns	
td(AD-RD)	Post-address RD signal output delay time		0		ns	
td(AD-WR)	Post-address WR signal output delay time		0		ns	
tdZ(RD-AD)	Address output floating start time			8	ns	

 Table 1.26.23. Memory expansion and microprocessor modes

 (when accessing external memory area with wait, and select multiplexed bus)

Note 1: Calculated according to the BCLK frequency as follows:

$$th(RD - AD) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]  

$$th(WR - AD) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]  

$$th(RD - CS) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]  

$$th(WR - CS) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]  


$$td(DB - WR) = \frac{10^9 \times 3}{f(BCLK) \times 2} - 80$$
[ns]  

$$th(WR - DB) = \frac{10^9}{f(BCLK) \times 2}$$
[ns]  

$$td(AD - ALE) = \frac{10^9}{f(BCLK) \times 2} - 45$$
[ns]

Note 2: Specify a product of -40°C to 85°C to use it.













Figure 1.26.3. Vcc=3V timing diagram (2)














Figure 1.26.5. Vcc=3V timing diagram (4)









## **Usage Precaution**

## Timer A (timer mode)

(1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

## Timer A (event counter mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.

## Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
  - The counter stops counting and a content of reload register is reloaded.
  - The TAiOUT pin outputs "L" level.
  - The interrupt request generated and the timer Ai interrupt request bit goes to "1".
- (2) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
  - Selecting one-shot timer mode after reset.
  - Changing operation mode from timer mode to one-shot timer mode.
  - Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

## Timer A (pulse width modulation mode)

- (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
  - Selecting PWM mode after reset.
  - Changing operation mode from timer mode to PWM mode.
  - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

(2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAiOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1".

## Timer B (timer mode, event counter mode)

(1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.



## Timer B (pulse period/pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

## **A-D Converter**

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).
   In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 µs or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) Using one-shot mode or single sweep mode Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- (4) Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1 Use the undivided main clock as the internal CPU clock.

## Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, **RESET** pin must be set to "L" level until main clock oscillation is stabilized.
- (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to "1" within the instruction queue are prefetched and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to "1".

### Interrupts

- (1) Reading address 0000016
  - When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0".

- Though the interrupt is generated, the interrupt routine may not be executed.
- Do not read address 0000016 by software.
- (2) Setting the stack pointer
  - The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.

When using the  $\overline{\text{NMI}}$  interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the  $\overline{\text{NMI}}$  interrupt is prohibited.

- (3) The NMI interrupt
  - The NMI interrupt can not be disabled. Be sure to connect NMI pin to Vcc via a pull-up resistor if unused.
  - Do not get either into stop mode with the  $\overline{\text{NMI}}$  pin set to "L".



- (4) External interrupt
  - When the polarity of the INT0 to INT5 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0".
- (5) Rewrite the interrupt control register
  - To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

```
Example 1:
   INT_SWITCH1:
       FCLR
                              : Disable interrupts.
                #00h, 0055h
       AND.B
                              ; Clear TA0IC int. priority level and int. request bit.
       NOP
                              ; Four NOP instructions are required when using HOLD function.
       NOP
       FSET
                1
                              ; Enable interrupts.
Example 2:
   INT_SWITCH2:
       FCLR
                              : Disable interrupts.
                #00h, 0055h
       AND.B
                              ; Clear TAOIC int. priority level and int. request bit.
       MOV.W MEM, R0
                               Dummy read.
       FSET
                              : Enable interrupts.
                Example 3:
   INT SWITCH3:
       PUSHC FLG
                              ; Push Flag register onto stack
       FCLR
                               Disable interrupts.
       AND.B
                #00h, 0055h
                               Clear TAOIC int. priority level and int. request bit.
       POPC
                FLG
                              ; Enable interrupts.
```

The reason why two NOP instructions (four when using the HOLD function) or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

 When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.
 Instructions : AND, OR, BCLR, BSET

## Noise

- (1) Insert bypass capacitor between VCC and VSS pin for noise and latch up countermeasure.
  - Insert bypass capacitor (about 0.1  $\mu$ F) and connect short and wide line between Vcc and Vss lines.



## Notes on the microprocessor mode and transition after shifting from the microprocessor mode to the memory expansion mode

Microprocessor mode

In microprocessor mode, the SFR, internal RAM, and external memory space can be accessed. For that reason, the internal ROM area cannot be accessed.

• Memory expansion mode

In memory expansion mode, external memory can be accessed in addition to the internal memory space (SFR, internal RAM, and internal ROM).

However, after the reset has been released and the operation of shifting from the microprocessor mode has started ("H" applied to the CNVss pin), the internal ROM area cannot be accessed even if the CPU shifts to the memory expansion mode.



GZZ-SH13-95B<02A0>

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620MCM-XXXFP/GP MASK ROM CONFIRMATION FORM

Mask ROM number					
	Date :				
ipt	Section head signature	Supervisor signature			
Receipt					
-					

Note : Please complete all items marked \* .

		Company		TEL		е	е	Submitted by	Supervisor
*	Customer	name		(	)	anc	atur		
-11.	Customer	Date issued	Date :			lssu	sign		

#### \*1. Check sheet

Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.

Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.

Microcomputer type No. :	M30620MCM-XXXFP	M30620MCM-XXXGP
File code :		(hex)
Mask file name :		.MSK (alpha-numeric 8-digit)

### %2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30620MCM-XXXFP, submit the 100P6S mark specification sheet. For the M30620MCM-XXXGP, submit the 100P6Q mark specification sheet.

### \*3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.

Ceramic resonator	Quartz-crystal osc	illator
External clock input	Other (	)
What frequency do not use?		

f(XIN) =		MHz
----------	--	-----



GZZ-SH13-95B<02A0>

Z-SH13-95B<02A0>	Mask ROM number
MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30620MCM-XXXFP/GP MASK ROM CONFIRMATION FORM	
<ul> <li>(2) Which kind of XCIN-XCOUT oscillation circuit is used?</li> <li>Ceramic resonator</li> <li>Quartz-crystal oscillator</li> <li>External clock input</li> <li>Other ()</li> <li>What frequency do not use?</li> <li>f(XCIN) = kHz</li> </ul>	
<ul> <li>(3) Which operation mode do you use?</li> <li>Single-chip mode</li> <li>Microprocessor mode</li> <li>(4) Which operating supply voltage do you use?</li> </ul>	
(Circle the operating voltage range of use)         2.2       2.4       2.6       2.7       2.8       2.9       3.0       3.1       3.2       3.3       3.4       3.5	3.6 3.7 3.8
<ul> <li>(5) Which operating ambient temperature do you use?</li> <li>(Circle the operating temperature range of use)</li> <li>-50 -40 -30 -20 -10 0 10 20 30 40 50 60</li> <li>-50 -40 -30 -20 -10 0 10 20 30 40 50 60</li> </ul>	70 80 90
<ul> <li>(6) Do you use I<sup>2</sup>C (Inter IC) bus function?</li> <li>Not use  Use</li> <li>(7) Do you use IE (Inter Equipment) bus function?</li> <li>Not use  Use</li> </ul>	
Thank you cooperation.	

#4. Special item (Indicate none if there is not specified item)



GZZ-SH13-48B<98A1>

## MITSUBISHI ELECTRIC-CHIP 16-BIT MICROCOMPUTER M30624MGM-XXXFP/GP MASK ROM CONFIRMATION FORM

Mask ROM number			
	_		
	Date :		
	Section head	Supervisor	
ipt	signature	signature	
Receipt			
Še			
ш.			

Note : Please complete all items marked \* .

		Company		TEL		е	ature	Submitted by	Supervisor
*	Customer	name		(	)	anc			
-11.	Customer	Date issued	Date :			lssu	sign		

### \*1. Check sheet

Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in.

Prepare 3.5 inches 2HD (IBM format) floppy disks. And store only one mask file in a floppy disk.

Microcomputer type No. :	M30624MGM-XXXFP	M30624MGM-XXXGP
File code :		(hex)
Mask file name :		.MSK (alpha-numeric 8-digit)

### %2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M30624MGM-XXXFP, submit the 100P6S mark specification sheet. For the M30624MGM-XXXGP, submit the 100P6Q mark specification sheet.

### \*3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.

Ceramic r	esonator	Quartz-crys	stal oscillator
External c	clock input	🗌 Other (	)
What frequency	do not use?		
f(XIN) =	MHz	2	



GZZ-SH13-48B<98A1> Mask ROM number **MITSUBISHI ELECTRIC-CHIP 16-BIT** MICROCOMPUTER M30624MGM-XXXFP/GP **MASK ROM CONFIRMATION FORM** (2) Which kind of XCIN-XCOUT oscillation circuit is used? Quartz-crystal oscillator Ceramic resonator External clock input Other ( ) What frequency do not use? f(XCIN) =kHz (3) Which operation mode do you use? Single-chip mode Memory expansion mode Microprocessor mode (4) Which operating supply voltage do you use? (Circle the operating voltage range of use) 2.2 2.4 2.6 2.8 2.9 3.0 3.1 2.7 3.2 3.3 3.4 3.5 3.6 3.7 3.8 | (V) (5) Which operating ambient temperature do you use? (Circle the operating temperature range of use) -50 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 (°C) (6) Do you use  $I^2C$  (Inter IC) bus function? Not use Use (7) Do you use IE (Inter Equipment) bus function? Not use Use Thank you cooperation.

#4. Special item (Indicate none if there is not specified item)



Item	M16C/62M (Low voltage version)	M30624FGLFP/GP
Memory area	1 Mbyte fixed	Memory expansion 1.2 Mbytes mode 4 Mbytes mode
Serial I/O	No CTS/RTS separate function	CTS/RTS separate function
IIC bus mode	Analog or digital delay is selected as SDA delay	Only analog delay is selected as SDA delay
Memory version	Mask ROM version Flash memory version	Flash memory version only
Standard serial I/O mode (Flash memory version)	Clock synchronized Clock asynchronized	Clock synchronized only



## -Keep safety first in your circuit designs!-

 Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

## -Notes regarding these materials-

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semicon ductor product distributor for further details on these materials or the products con tained therein.

MITSUBISHI SEMICONDUCTORS M16C/62M Group (Low voltage version) Specifications REV.B

Jun. First Edition 2000

Edition by Committee of editing of Mitsubishi Semiconductor

Published by Mitsubishi Electric Corp., Kitaitami Works

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation. ©2000 MITSUBISHI ELECTRIC CORPORATION