SYNCHRONOUS DRAM MODULE

MT18LSDT3272D - 256MB
MT18LSDT6472D - 512MB

For the latest data sheet, please refer to the Micron Web site: www.micron.com/moduleds

FEATURES

- JEDEC-standard 168-pin, dual in-line memory module (DIMM)
- PC133- and PC100-compliant
- Registered inputs with one-clock delay
- Utilizes 100 MHz and 133 MHz SDRAM components
- Phase-lock loop (PLL) clock driver to minimize loading
- ECC, 1-bit error detection and correction
- 256MB (32 Meg x 72), 512MB (64 Meg x 72)
- Single +3.3V ±0.3V power supply
- Fully synchronous; all signals registered on positive edge of PLL clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal SDRAM banks for hiding row access/ precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge, Auto Refresh, and Self Refresh Modes
- 64ms refresh (256MB - 4,096 cycles; 512MB - 8,192 cycles)
- LVTTL-compatible inputs and outputs
- Serial Presence-Detect (SPD)

OPTIONS / MARKING

- Package
  168-pin DIMM (gold) — G
- Frequency/CAS Latency*
  133 MHz/CL = 2 — -13E
  133 MHz/CL = 3 — -133
  100 MHz/CL = 2 — -10E

* An extra clock cycle will be incurred when the module is in registered mode.

ADDRESS TABLE

	256MB MODULE	512MB MODULE
Refresh Count	4K	8K
Device Banks	4 (BA0, BA1)	4 (BA0, BA1)
Device Configuration	16 Meg x 8	32 Meg x 8
Row Addressing	4K (A0–A11)	8K (A0–A12)
Column Addressing	1K (A0–A9)	1K (A0–A9)
Module Banks	2 (S0,S2; S1,S3)	2(S0,S2; S1,S3)

168-PIN DIMM
MO 168



TIMING PARAMETERS

Module Markings	PC100 CL - ^{t}RCD - ^{t}RP	PC133 CL - ^{t}RCD - ^{t}RP
-13E	2 - 2 - 2	2 - 2 - 2
-133	2 - 2 - 2	3 - 3 - 3
-10E	2 - 2 - 2	NA

PART NUMBERS

PART NUMBER	CONFIGURATION	SYSTEM BUS SPEED
MT18LSDT3272DG-13E__	32 Meg x 72	133 MHz
MT18LSDT3272DG-133__	32 Meg x 72	133 MHz
MT18LSDT3272DG-10E__	32 Meg x 72	100 MHz
MT18LSDT6472DG-13E__	64 Meg x 72	133 MHz
MT18LSDT6472DG-133__	64 Meg x 72	133 MHz
MT18LSDT6472DG-10E__	64 Meg x 72	100 MHz

NOTE: The designators for component and PCB revision are the last two characters of each part number. Consult factory for current revision codes. Example: MT18LSDT3272DG-133B1

PIN ASSIGNMENT (168-Pin DIMM FRONT)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	VSS	22	CB1	43	VSS	64	VSS
2	DQ0	23	VSS	44	NC	65	DQ21
3	DQ1	24	NC	45	S2#	66	DQ22
4	DQ2	25	NC	46	DQMB2	67	DQ23
5	DQ3	26	VDD	47	DQMB3	68	VSS
6	VDD	27	WE#	48	NC	69	DQ24
7	DQ4	28	DQMB0	49	VDD	70	DQ25
8	DQ5	29	DQMB1	50	NC	71	DQ26
9	DQ6	30	S0#	51	NC	72	DQ27
10	DQ7	31	NC	52	CB2	73	VDD
11	DQ8	32	VSS	53	CB3	74	DQ28
12	VSS	33	A0	54	VSS	75	DQ29
13	DQ9	34	A2	55	DQ16	76	DQ30
14	DQ10	35	A4	56	DQ17	77	DQ31
15	DQ11	36	A6	57	DQ18	78	VSS
16	DQ12	37	A8	58	DQ19	79	DNU
17	DQ13	38	A10	59	VDD	80	NC
18	VDD	39	BA1	60	DQ20	81	NC
19	DQ14	40	VDD	61	NC	82	SDA
20	DQ15	41	VDD	62	NC	83	SCL
21	CB0	42	CKO	63	CKE1	84	VDD

PIN ASSIGNMENT (168-Pin DIMM BACK)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
85	VSS	106	CB5	127	VSS	148	VSS
86	DQ32	107	VSS	128	CKE0	149	DQ53
87	DQ33	108	NC	129	S3#	150	DQ54
88	DQ34	109	NC	130	DQMB6	151	DQ55
89	DQ35	110	VDD	131	DQMB7	152	VSS
90	VDD	111	CAS#	132	NC	153	DQ56
91	DQ36	112	DQMB4	133	VDD	154	DQ57
92	DQ37	113	DQMB5	134	NC	155	DQ58
93	DQ38	114	S1#	135	NC	156	DQ59
94	DQ39	115	RAS#	136	CB6	157	VDD
95	DQ40	116	VSS	137	CB7	158	DQ60
96	VSS	117	A1	138	VSS	159	DQ61
97	DQ41	118	A3	139	DQ48	160	DQ62
98	DQ42	119	A5	140	DQ49	161	DQ63
99	DQ43	120	A7	141	DQ50	162	VSS
100	DQ44	121	A9	142	DQ51	163	DNU
101	DQ45	122	BA0	143	VDD	164	NC
102	VDD	123	A11	144	DQ52	165	SA0
103	DQ46	124	VDD	145	NC	166	SA1
104	DQ47	125	DNU	146	NC	167	SA2
105	CB4	126	NC/A12	147	REGE	168	VDD

NOTE: Pin 126 is not connected (NC) for the 256MB module. For the 512MB module, pin 126 is address input A12.

168-PIN DIMM PIN LOCATIONS

Front View



Front View



Back View



Back View



PIN DESCRIPTIONS

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
27, 111, 115	WE#, RAS#, CAS#	Input	Command Inputs: WE#, RAS# and CAS# (along with S#) define the command being entered.
42	CK0	Input	Clock: System clock inputs. All SDRAM inputs are sampled on the rising edge of CK, which is distributed through an on-board PLL to all devices.
63, 128	CKE0, CKE1	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. Deactivating the clock provides POWER-DOWN and SELF REFRESH operation (all device banks idle) or CLOCK SUSPEND operation (burst access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CK, are disabled during power-down and self refresh modes, providing low standby power.
30, 45, 114, 129	S0#-S3#	Input	Chip Select: S# enables (registered LOW) and disable (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
28, 29, 46, 47, 112, 113, 130, 131	DQMB0-DQMB7	Input	Input/Output Mask: DQMB is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQMB is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when DQMB is sampled HIGH during a READ cycle.
39, 122	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which device bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
33, 34, 35, 36, 37, 38, 117, 118, 119, 120, 121, 123, 126 (512MB)	A0-A11 (256MB) A0-A12 (512MB)	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column addres and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the espective device bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank selected by BA0, BA1) or all device banks (A10 HIGH). The address input also provide the op-code during a MODE REGISTER SET command.
147	REGE	Input	Register Enable.
2-5, 7-11, 13-17, 19, 20, 55-58, 60, 65-67, 69-72, 74-77, 86-89, 91-95, 97-101, 103, 104, 139-142, 144, 149-151, 153-156, 158-161	DQ0-DQ63	Input/ Output	Data I/Os: Data bus.
21, 22, 52, 53, 105, 106, 136-137	CB0-CB7	Input/ Output	Check Bits. ECC 1-bit error dectection and correction

NOTE: Pin numbers may not correlate with symbols. Refer to Pin Assignment tables for pin number and symbol information.

PIN DESCRIPTIONS (continued)

PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
82	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.
83	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
165-167	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
6, 18, 26, 40, 41, 49, 59, 73, 84, 90, 102, 110, 124, 133, 143, 157, 168	V_{DD}	Supply	Power Supply: +3.3V ±0.3V.
1, 12, 23, 32, 43, 54, 64, 68, 78, 85, 96, 107, 116, 127, 138, 148, 152, 162	V_{SS}	Supply	Ground.
24, 25, 31, 44, 48, 50, 51, 61, 62, 63, 80, 81, 108, 109, 126(256MB), 132, 134, 135, 145, 146, 164	NC		Not Connected: These pins are not connected on these modules.
79, 125, 163	DNU		Do Not Use: These pins are not connected on these modules but are assigned pins on the compatible DRAM version.

NOTE: Pin numbers may not correlate with symbols. Refer to Pin Assignment tables for pin number and symbol information.

FUNCTIONAL BLOCK DIAGRAM (STANDARD PCB)



NOTE: All resistor values are 10 ohms unless specified.

U1-U9, U15-U23 = MT48LC16M8A2TG SDRAMs for 256MB
U1-U9, U15-U23 = MT48LC32M8A2TG SDRAMs for 512MB

Per industry standard, Micron modules utilize various component speed grades, as referenced in the Module Part Numbering Guide at www.micron.com/numberguide.

FUNCTIONAL BLOCK DIAGRAM (LOW PROFILE PCB)



NOTE: 1. All resistor values are 10 ohms unless otherwise specified.
2. 'b' = bottom portion of stacked SDRAM, 't' = top portion of stacked SDRAM.

U1-U3, U5, 6, 9, 10, 13, 14 = MT48LC16M8A2TG SDRAMs for 256MB
U1-U3, U5, 6, 9, 10, 13, 14 = MT48LC32M8A2TG SDRAMs for 512MB

GENERAL DESCRIPTION

The MT18LSDT3272D and MT18LSDT6472D are high-speed CMOS, dynamic random-access, 256MB and 512MB memory modules organized in x72 (ECC) configurations.

The SDRAM memory devices used for these modules are quad-bank DRAMs, that operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). The four banks of a x8, 128Mb device (for the 256MB modules) are each configured as 4,096 bit-rows, by 1,024 bit-columns, by 8 input/output bits. The four banks of a x8, 256Mb device (for the 512MB modules) are configured as 8,192 bit-rows by 1,024 bit columns, by 8 input/output bits.

Module read and write accesses are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed. BA0 and BA1 select the device bank, A0-A11 (for 256MB module), or A0-A12 (for 512MB module), select the device row. The address bits A0-A9, registered coincident with the READ or WRITE command are used to select the starting device column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to V_{DD} and $V_{DD}Q$ (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All device banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.

These modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2*n* rule of prefetch architectures, but it also allows the device column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one device bank while accessing one of the other three device banks will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.

These modules are designed to operate in 3.3V, low-power memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAM modules offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between device banks in order to hide precharge time, and the capability to randomly change device column addresses on each clock cycle during a burst access. For more information regarding SDRAM operation, refer to the 128Mb and 256Mb SDRAM data sheets.

PLL AND REGISTER OPERATION

These modules can be operated in either registered mode (REGE pin HIGH), where the control/address input signals are latched in the register on one rising clock edge and sent to the SDRAM devices on the following rising clock edge (data access is delayed by one clock), or in buffered mode (REGE pin LOW) where the input signals pass through the register/buffer to the SDRAM devices on the same clock. A phase-lock loop (PLL) on the modules is used to redrive the clock signals to the SDRAM devices to minimize system clock loading (CK0 is connected to the PLL).

SERIAL PRESENCE-DETECT OPERATION

These modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA(2:0), which provide eight unique DIMM/EEPROM addresses.

Mode Register Definition

Mode Register

The mode register is used to define the specific mode of operation of the DRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in the Mode Register Definition Diagram. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use. For the 512MB module, A12 (M12) is undefined, but should be driven LOW during loading of mode register

The mode register must be loaded when all device banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Burst Length

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in the Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached, as shown in the Burst Definition Table. The block is uniquely selected by A1-A9 when the burst length is set to two; A2-A9 when the burst length is set to four; and by A3-A9 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached, as shown in the Burst Definition Table.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in the Burst Definition Table.

Mode Register Definition Diagram

256MB Module



512MB Module



Burst Definition Table

Burst Length	Starting Column Address	Order of Accesses Within a Burst	
		Type = Sequential	Type = Interleaved
2	A0		
	0	0-1	0-1
	1	1-0	1-0
4	A1 A0		
	0 0	0-1-2-3	0-1-2-3
	0 1	1-2-3-0	1-0-3-2
	1 0	2-3-0-1	2-3-0-1
	1 1	3-0-1-2	3-2-1-0
8	A2 A1 A0		
	0 0 0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0 0 1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0 1 0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0 1 1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1 0 0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1 0 1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1 1 0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1 1 1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page (y)	n = A0-A9 (location 0-y)	Cn, Cn + 1, Cn + 2 Cn + 3, Cn + 4... …Cn - 1, Cn…	Not Supported

NOTE:
1. For full-page accesses: y = 1,024.
2. For a burst length of two, A1-A9 select the block-of-two burst; A0 selects the starting column within the block.
3. For a burst length of four,A2-A9 select the block-of-four burst; A0-A1 select the starting column within the block.
4. For a burst length of eight, A3-A9 select the block-of-eight burst; A0-A2 select the starting column within the block.
5. For a full-page burst, the full row is selected and A0-A9 select the starting column.
6. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
7. For a burst length of one, A0-A9 select the unique column to be accessed, and mode register bit M3 is ignored.

CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge *n*, and the latency is *m* clocks, the data will be available by clock edge *n* + *m*. The DQs will start driving as a result of the clock edge one cycle earlier (*n* + *m* - 1), and provided that the relevant access times are met, the data will be valid by clock edge *n* + *m*. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in the CAS Latency Diagram. The CAS Latency Table indicate the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

CAS Latency Diagram



Operating Mode

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Write Burst Mode

When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

CAS Latency Table

SPEED	ALLOWABLE OPERATING CLOCK FREQUENCY (MHz)	
	CAS LATENCY = 2*	CAS LATENCY = 3*
-13E	≤ 133	≤ 143
-133	≤ 100	≤ 133
-10E	≤ 100	≤ NA

*Input register will add one extra clock in registered mode.

Commands

The Truth Table provides a quick reference of available commands. This is followed by a written description of each command. For a more detailed description of commands and operations refer to 128Mb or 256Mb SDRAM data sheets.

TRUTH TABLE – SDRAM COMMANDS AND DQMB OPERATION

(Note: 1, notes appear below table)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	DQMB	ADDR	DQ	NOTES
COMMAND INHIBIT (NOP)	H	X	X	X	X	X	X	
NO OPERATION (NOP)	L	H	H	H	X	X	X	
ACTIVE (Select bank and activate row)	L	L	H	H	X	Bank/Row	X	3
READ (Select bank and column, and start READ burst)	L	H	L	H	L/H[8]	Bank/Col	X	4
WRITE (Select bank and column, and start WRITE burst)	L	H	L	L	L/H[8]	Bank/Col	Valid	4
BURST TERMINATE	L	H	H	L	X	X	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	H	L	X	Code	X	5
AUTO REFRESH or SELF REFRESH (Enter self refresh mode)	L	L	L	H	X	X	X	6, 7
LOAD MODE REGISTER	L	L	L	L	X	Op-Code	X	2
Write Enable/Output Enable	–	–	–	–	L	–	Active	8
Write Inhibit/Output High-Z	–	–	–	–	H	–	High-Z	8

NOTE:
1. CKE is HIGH for all commands shown except SELF REFRESH.
2. A0-A11 define the op-code written to the Mode Register, and in the case of the 512MB module, A12 should be driven low.
3. A0-A11 provide device row address for the 256MB module; A0-A12 for the 512MB module. BA0, BA1 determine which device bank is made active.
4. A0-A9 provide device column address for 256MB and 512MB modules; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which device bank is being read from or written to.
5. A10 LOW: BA0, BA1 determine which device bank is being precharged. A10 HIGH: both device banks are precharged and BA0, BA1 are "Don't Care."
6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
8. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{DD} Supply Relative to V_{SS} .... -1V to +4.6V
Voltage on Inputs, NC or I/O Pins
Relative to V_{SS} ..... -1V to +4.6V
Operating Temperature, T_A (ambient) .... 0°C to +70°C
Storage Temperature (plastic) ..... -55°C to +150°C
Power Dissipation 18W

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 5, 6; notes appear following parameter tables); (V_{DD}, $V_{DD}Q$ = +3.3V ±0.3V)

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE		V_{DD}, $V_{DD}Q$	3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs		V_{IH}	2	V_{DD} + 0.3	V	22
INPUT LOW VOLTAGE: Logic 0; All inputs		V_{IL}	-0.3	0.8	V	22
INPUT LEAKAGE CURRENT: Any input 0V ≤ V_{IN} ≤ V_{DD} (All other pins not under test = 0V)	Command and Address	I_I	-5	5	µA	33
	DQMB, S#, CKE		-2.5	2.5		
	CK		-5	-5		
	DQ		-10	10		
OUTPUT LEAKAGE CURRENT: DQ pins are disabled; 0V ≤ V_{OUT} ≤ $V_{DD}Q$		I_{OZ}	-10	10	µA	33
OUTPUT LEVELS: Output High Voltage (I_{OUT} = -4mA)		V_{OH}	2.4	–	V	
Output Low Voltage (I_{OUT} = 4mA)		V_{OL}	–	0.4	V	

IDD SPECIFICATIONS AND CONDITIONS* – 256MB Module

(Notes: 1, 6, 11, 13; notes appear following parameter tables)
(VDD, VDDQ = +3.3V ±0.3V)

			MAX				
PARAMETER/CONDITION		**SYMBOL**	**-13E**	**-133**	**-10E**	**UNITS**	**NOTES**
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; tRC = tRC (MIN)		IDD1[a]	1,458	1,368	1,278	mA	3, 18, 19, 30
STANDBY CURRENT: Power-Down Mode; All device banks idle; CKE = LOW		IDD2[b]	36	36	36	mA	30
STANDBY CURRENT: Active Mode; CKE = HIGH; CS# = HIGH; All device banks active after tRCD met; No accesses in progress		IDD3[a]	468	468	378	mA	3, 12, 19, 30
OPERATING CURRENT: Burst Mode; Continuous burst; READ or WRITE; All device banks active		IDD4[a]	1,503	1,368	1,278	mA	3, 18, 19, 30
AUTO REFRESH CURRENT	tRFC = tRFC (MIN)	IDD5[b]	5,940	5,580	4,860	mA	3, 12, 18, 19, 30, 31
CS# = HIGH; CKE = HIGH	tRFC = 15.6µs	IDD6[b]	54	54	54	mA	
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD7[b]	36	36	36	mA	4

IDD SPECIFICATIONS AND CONDITIONS* – 512MB Module

(Notes: 1, 6, 11, 13; notes appear following parameter tables)
(VDD, VDDQ = +3.3V ±0.3V)

			MAX				
PARAMETER/CONDITION		**SYMBOL**	**-13E**	**-133**	**-10E**	**UNITS**	**NOTES**
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; tRC = tRC (MIN)		IDD1[a]	1,233	1,143	1,143	mA	3, 18, 19, 30
STANDBY CURRENT: Power-Down Mode; All device banks idle; CKE = LOW		IDD2[b]	36	36	36	mA	30
STANDBY CURRENT: Active Mode; CKE = HIGH; CS# = HIGH; All device banks active after tRCD met; No accesses in progress		IDD3[a]	378	378	378	mA	3, 12, 19, 30
OPERATING CURRENT: Burst Mode; Continuous burst; READ or WRITE; All device banks active		IDD4[a]	1,233	1,233	1,233	mA	3, 18, 19, 30
AUTO REFRESH CURRENT	tRFC = tRFC (MIN)	IDD5[b]	5,130	4,860	4,860	mA	3, 12, 18, 19, 30, 31
CS# = HIGH; CKE = HIGH	tRFC = 7.81 µs	IDD6[b]	63	63	63	mA	
SELF REFRESH CURRENT: CKE ≤ 0.2V		IDD7[b]	45	45	45	mA	4

*DRAM components only.
a - Value calculated as one module bank in this operating condition, and all other banks in Power-Down Mode.
b - Value calculated reflects all module banks in this operating condition.

CAPACITANCE

(Note: 2; notes appear following parameter tables)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input Capacitance: A0-A12, BA0, BA1, RAS#, CAS#,WE#	C_{I1}	-	8	-	pF
Input Capacitance: S0#-S3#, CKE0, DQMB0#-DQMB7#	C_{I2}	-	4	-	pF
Input Capacitance: CK0	C_{I3}	-	16	-	pF
Input/Output Capacitance: SCL, SA0-SA2, WP, SDA	C_{I4}	-	-	10	pF
Input/Output Capacitance: DQ0-DQ63, CB0-CB7	C_{IO}	8	-	12	pF

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS*

(Notes: 5, 6, 8, 9, 11; notes appear following parameter tables)

AC CHARACTERISTICS			-13E		-133		-10E			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from	CL = 3	$^tAC(3)$		5.4		5.4		6	ns	27
CLK (pos. edge)	CL = 2	$^tAC(2)$		5.4		6		6	ns	
Address hold time		^tAH	0.8		0.8		1		ns	
Address setup time		^tAS	1.5		1.5		2		ns	
CLK high-level width		^tCH	2.5		2.5		3		ns	
CLK low-level width		^tCL	2.5		2.5		3		ns	
Clock cycle time	CL = 3	$^tCK(3)$	7		7.5		8		ns	23
	CL = 2	$^tCK(2)$	7.5		10		10		ns	23
CKE hold time		^tCKH	0.8		0.8		1		ns	
CKE setup time		^tCKS	1.5		1.5		2		ns	
CS#, RAS#, CAS#, WE#, DQM hold time		^tCMH	0.8		0.8		1		ns	
CS#, RAS#, CAS#, WE#, DQM setup time		^tCMS		1.5		1.5		2		ns
Data-in hold time		^tDH	0.8		0.8		1		ns	
Data-in setup time		^tDS	1.5		1.5		2		ns	
Data-out high-impedance	CL = 3	$^tHZ(3)$		5.4		5.4		6	ns	10
time	CL = 2	$^tHZ(2)$		5.4		6		6	ns	10
Data-out low-impedance time		^tLZ	1		1		1		ns	
Data-out hold time (load)		^tOH	3		3		3		ns	
Data-out hold time (no load)		^tOH_N	1.8		1.8		1.8		ns	28
ACTIVE to PRECHARGE command		^tRAS	37	120,000	44	120,000	50	120,000	ns	29
ACTIVE to ACTIVE command period		^tRC	60		66		70		ns	
ACTIVE to READ or WRITE delay		^tRCD	15		20		20		ns	
Refresh period		^tREF		64		64		64	ms	
AUTO REFRESH period		^tRFC	66		66		70		ns	
PRECHARGE command period		^tRP	15		20		20		ns	
ACTIVE bank *a* to ACTIVE bank *b* command		^tRRD	14		15		20		ns	
Transition time		^tT	0.3	1.2	0.3	1.2	0.3	1.2	ns	7
WRITE recovery time		^tWR	1 CLK + 7ns		1 CLK + 7.5ns		1 CLK + 7ns		ns	24
			14		15		15		ns	25
Exit SELF REFRESH to ACTIVE command		^tXSR	67		75		80		ns	20

*Module AC timing parameters comply with PC100 and PC133 Design Specs, based on component parameters.

AC FUNCTIONAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 11; notes appear following parameter tables)

PARAMETER		SYMBOL	-13E	-133	-10E	UNITS	NOTES
READ/WRITE command to READ/WRITE command		tCCD	1	1	1	tCK	17
CKE to clock disable or power-down entry mode		tCKED	1	1	1	tCK	14, 32
CKE to clock enable or power-down exit setup mode		tPED	1	1	1	tCK	14, 32
DQM to input data delay		tDQD	0	0	0	tCK	17, 32
DQM to data mask during WRITEs		tDQM	0	0	0	tCK	17, 32
DQM to data high-impedance during READs		tDQZ	2	2	2	tCK	17, 32
WRITE command to input data delay		tDWD	0	0	0	tCK	17, 32
Data-in to ACTIVE command		tDAL	4	5	4	tCK	15, 21, 32
Data-in to PRECHARGE command		tDPL	2	2	2	tCK	16, 21, 32
Last data-in to burst STOP command		tBDL	1	1	1	tCK	17, 32
Last data-in to new READ/WRITE command		tCDL	1	1	1	tCK	17, 32
Last data-in to PRECHARGE command		tRDL	2	2	2	tCK	16, 21, 32
LOAD MODE REGISTER command to ACTIVE or REFRESH command		tMRD	2	2	2	tCK	26
Data-out to high-impedance from PRECHARGE command	CL = 3	tROH(3)	3	3	3	tCK	17, 32
	CL = 2	tROH(2)	2	2	2	tCK	17, 32

NOTES

1. All voltages referenced to V_{SS}.
2. This parameter is sampled. V_{DD}, $V_{DD}Q$ = +3.3V; f = 1 MHz, T_A = 25°C; pin under test biased at 1.4V.
3. I_{DD} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured; (0°C ≤ T_A ≤ +70°C).
6. An initial pause of 100µs is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (V_{DD} and $V_{DD}Q$ must be powered up simultaneously. V_{SS} and $V_{SS}Q$ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the ^{t}REF refresh requirement is exceeded.
7. AC characteristics assume ^{t}T = 1ns.
8. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
9. Outputs measured at 1.5V with equivalent load:



10. ^{t}HZ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}. The last valid data element will meet ^{t}OH before going High-Z.
11. AC timing and I_{DD} tests have V_{IL} = 0V and V_{IH} = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1 ns, then the timing is referenced at V_{IL} (MAX) and V_{IH} (MIN) and no longer at the 1.5V crossover point.
12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid V_{IH} or V_{IL} levels.
13. I_{DD} specifications are tested after the device is properly initialized.
14. Timing actually specified by ^{t}CKS; clock(s) specified as a reference only at minimum cycle rate.
15. Timing actually specified by ^{t}WR plus ^{t}RP; clock(s) specified as a reference only at minimum cycle rate.
16. Timing actually specified by ^{t}WR.
17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
18. The I_{DD} current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
19. Address transitions average one transition every two clocks.
20. CLK must be toggled a minimum of two times during this period.
21. Based on ^{t}CK = 10ns for -10E, and ^{t}CK = 7.5ns for -133 and -13E.
22. V_{IH} overshoot: V_{IH} (MAX) = $V_{DD}Q$ + 2V for a pulse width ≤ 3ns, and the pulse width cannot be greater than one third of the cycle rate. V_{IL} undershoot: V_{IL} (MIN) = -2V for a pulse width ≤ 3ns.
23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including ^{t}WR, and PRECHARGE commands). CKE may be used to reduce the data rate.
24. Auto precharge mode only. The precharge timing budget (^{t}RP) begins 7ns for -13E; 7.5ns for -133 and 7ns for -10E after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.
25. Precharge mode only.
26. JEDEC and PC100 specify three clocks.
27. ^{t}AC for -133/-13E at CL = 3 with no load is 4.6ns and is guaranteed by design.
28. Parameter guaranteed by design.
29. The value of ^{t}RAS. use in -13E speed grade module SPDs is calculated from ^{t}RC - ^{t}RP = 45ns.
30. For -10E, CL= 2 and ^{t}CK = 10ns; for -133, CL = 3 and ^{t}CK = 7.5ns; for -13E, CL = 2 and ^{t}CK = 7.5ns.
31. CKE is HIGH during refresh command period ^{t}RFC (MIN) else CKE is LOW. The I_{DD}6 limit is actually a nominal value and does not result in a fail value.
32. This AC timing function will show an extra clock cycle when input register is in registered mode.
33. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.

SPD CLOCK AND DATA CONVENTIONS

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 1 and 2).

SPD START CONDITION

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD STOP CONDITION

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 3).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 1
Data Validity



Figure 2
Definition of Start and Stop



Figure 3
Acknowledge Response From Receiver



EEPROM DEVICE SELECT CODE

Note: The most significant bit (b7) is sent first.

	DEVICE TYPE IDENTIFIER				CHIP ENABLE			RW
	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	E2	E1	E0	RW
Protection Register Select Code	0	1	1	0	E2	E1	E0	RW

EEPROM OPERATING MODES

MODE	RW BIT	WC[1]	BYTES	INITIAL SEQUENCE
Current Address Read	1	X	1	START, Device Select, RW = '1'
Random Address Read	0	X	1	START, Device Select, RW = '0', Address
	1	X	1	reSTART, Device Select, RW = '1'
Sequential Read	1	X	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V_{IL}	1	START, Device Select, RW = '0'
Page Write	0	V_{IL}	≤ 16	START, Device Select, RW = '0'

NOTE: 1. X = V_{IH} or V_{IL}.

SPD EEPROM TIMING DIAGRAM



SERIAL PRESENCE-DETECT EEPROM TIMING PARAMETERS

SYMBOL	MIN	MAX	UNITS
tAA	0.3	3.5	µs
tBUF	4.7		µs
tDH	300		ns
tF		300	ns
tHD:DAT	0		µs
tHD:STA	4		µs

SYMBOL	MIN	MAX	UNITS
tHIGH	4		µs
tLOW	4.7		µs
tR		1	µs
tSU:DAT	250		ns
tSU:STA	4.7		µs
tSU:STO	4.7		µs

SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

(Note: 1) (V_{DD} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	V_{DD}	3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	V_{IH}	V_{DD} x 0.7	V_{DD} + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	V_{IL}	-1	V_{DD} x 0.3	V
OUTPUT LOW VOLTAGE: I_{OUT} = 3mA	V_{OL}	–	0.4	V
INPUT LEAKAGE CURRENT: V_{IN} = GND to V_{DD}	I_{LI}	–	10	µA
OUTPUT LEAKAGE CURRENT: V_{OUT} = GND to V_{DD}	I_{LO}	–	10	µA
STANDBY CURRENT: SCL = SDA = V_{DD} - 0.3V; All other inputs = GND or 3.3V +10%	I_{SB}	–	30	µA
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	I_{DD}	–	2	mA

SERIAL PRESENCE-DETECT EEPROM AC OPERATING CONDITIONS

(Note: 1) (V_{DD} = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	^{t}AA	0.3	3.5	µs	
Time the bus must be free before a new transition can start	^{t}BUF	4.7		µs	
Data-out hold time	^{t}DH	300		ns	
SDA and SCL fall time	^{t}F		300	ns	
Data-in hold time	^{t}HD:DAT	0		µs	
Start condition hold time	^{t}HD:STA	4		µs	
Clock HIGH period	^{t}HIGH	4		µs	
Noise suppression time constant at SCL, SDA inputs	^{t}I		100	ns	
Clock LOW period	^{t}LOW	4.7		µs	
SDA and SCL rise time	^{t}R		1	µs	
SCL clock frequency	^{t}SCL		100	KHz	
Data-in setup time	^{t}SU:DAT	250		ns	
Start condition setup time	^{t}SU:STA	4.7		µs	
Stop condition setup time	^{t}SU:STO	4.7		µs	
WRITE cycle time	^{t}WRC		10	ms	2

NOTE: 1. All voltages referenced to V_{SS}.
2. The SPD EEPROM WRITE cycle time (^{t}WRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

SERIAL PRESENCE-DETECT MATRIX

(Note: 1)

BYTE	DESCRIPTION	ENTRY (VERSION)	MT18LSDT3272D	MT18LSDT6472D
0	NUMBER OF BYTES USED BY MICRON	128	80	80
1	TOTAL NUMBER OF SPD MEMORY BYTES	256	08	08
2	MEMORY TYPE	SDRAM	04	04
3	NUMBER OF ROW ADDRESSES	12 or 13	0C	0D
4	NUMBER OF COLUMN ADDRESSES	10	0A	0A
5	NUMBER OF BANKS	2	02	02
6	MODULE DATA WIDTH	72	48	48
7	MODULE DATA WIDTH (continued)	0	00	00
8	MODULE VOLTAGE INTERFACE LEVELS	LVTTL	01	01
9	SDRAM CYCLE TIME, ^{t}CK (CAS LATENCY = 3)7.5 (-133)	7 (-13E) 75 8 (-10E)	70 75 80	70 80
10	SDRAM ACCESS FROM CLOCK, ^{t}AC (CAS LATENCY = 3)6 (-10E)	5.4 (-13E/-133) 60	54 60	54
11	MODULE CONFIGURATION TYPE	ECC	02	02
12	REFRESH RATE/TYPE	15.6µs or 7.81µs/SELF	80	82
13	SDRAM WIDTH (PRIMARY SDRAM)	8	08	08
14	ERROR-CHECKING SDRAM DATA WIDTH	8	08	08
15	MIN. CLOCK DELAY FROM BACK-TO-BACK RANDOM COLUMN ADDRESSES, ^{t}CCD	1	01	01
16	BURST LENGTHS SUPPORTED	1, 2, 4, 8, PAGE	8F	8F
17	NUMBER OF BANKS ON SDRAM DEVICE	4	04	04
18	CAS LATENCIES SUPPORTED	2, 3	06	06
19	CS LATENCY	0	01	01
20	WE LATENCY	0	01	01
21	SDRAM MODULE ATTRIBUTES		1F	1F
22	SDRAM DEVICE ATTRIBUTES: GENERAL	0E	0E	0E
23	SDRAM CYCLE TIME, ^{t}CK (CAS LATENCY = 2)	7.5 (-13E) 10 (-133/-10E)	75 A0	75 A0
24	SDRAM ACCESS FROM CLK, ^{t}AC (CAS LATENCY = 2)	5.4 (-13E) 6 (-133/-10E)	54 60	54 60
25	SDRAM CYCLE TIME, ^{t}CK (CAS LATENCY = 1)	–	00	00
26	SDRAM ACCESS FROM CLK, ^{t}AC (CAS LATENCY = 1)	–	00	00
27	MINIMUM ROW PRECHARGE TIME, ^{t}RP	15 (-13E) 20 (-133/-10E)	0F 14	0F 14
28	MINIMUM ROW ACTIVE TO ROW ACTIVE, ^{t}RRD	14 (-13E) 15 (-133) 20 (-10E)	0E 0F 14	0E 0F 14
29	MINIMUM RAS# TO CAS# DELAY, ^{t}RCD	15 (-13E) 20 (-133/-13E)	0F 14	0F 14
30	MINIMUM RAS# PULSE WIDTH, ^{t}RAS (Note: 2)	45 (-13E) 44 (-133) 50 (-10E)	2D 2C 32	2D 2C 32
31	MODULE BANK DENSITY	128MB or 256MB	20	40

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."
2. The value of ^{t}RAS used for the -13E module is calculated from ^{t}RC - ^{t}RP. Actual device spec. vaule is 37ns.

SERIAL PRESENCE-DETECT MATRIX (continued)

(Notes: 1, 2)

BYTE	DESCRIPTION	ENTRY (VERSION)	MT18LSDT3272D	MT18LSDT6472D
32	COMMAND AND ADDRESS SETUP TIME, ^{t}AS, ^{t}CMS	1.5 (-13E/-133) 2 (-10E)	15 20	15 20
33	COMMAND AND ADDRESS HOLD TIME, ^{t}AH, ^{t}CMH	0.8 (-13E/-133) 1 (-10E)	08 10	08 10
34	DATA SIGNAL INPUT SETUP TIME, ^{t}DS	1.5 (-13E/-133) 2 (-10E)	15 20	15 20
35	DATA SIGNAL INPUT HOLD TIME, ^{t}DH	0.8 (-13E/-133) 1 (-10E)	08 10	08 10
36-61	RESERVED		00	00
62	SPD REVISION	REV. 1.2	12	12
63	CHECKSUM FOR BYTES 0-62	-13E -133 -10E	9A E0 28	BD 03 4B
64	MANUFACTURER'S JEDEC ID CODE	MICRON	2C	2C
65-71	MANUFACTURER'S JEDEC ID (CONT.)		FF	FF
72	MANUFACTURING LOCATION	1 - 11	01	0B
73-90	MODULE PART NUMBER (ASCII)		xx	xx
91	PCB IDENTIFICATION CODE	1 - 9	01	09
92	IDENTIFICATION CODE (CONT.)	0	00	00
93	YEAR OF MANUFACTURE IN BCD		xx	xx
94	WEEK OF MANUFACTURE IN BCD		xx	xx
95-98	MODULE SERIAL NUMBER		xx	xx
99-125	MANUFACTURER-SPECIFIC DATA (RSVD)		–	–
126	SYSTEM FREQUENCY	100 MHz/133 MHz	64	64
127	SDRAM COMPONENT AND CLOCK DETAIL		8F	8F

NOTE: 1. "1"/"0": Serial Data, "driven to HIGH"/"driven to LOW."
2. x = Variable Data.

168-PIN DIMM DIMENSIONS (STANDARD PCB)



NOTE: 1. All dimensions in inches (millimeters) $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.

168-PIN DIMM DIMENSIONS (LOW-PROFILE PCB, STACKED)



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992