

General Description

The MAX4230-MAX4234 single/dual/quad, high-outputdrive CMOS op amps feature 200mA of peak output current, rail-to-rail input, and output capability from a single 2.7V to 5.5V supply. These amplifiers exhibit a high slew rate of 10V/µs and a gain-bandwidth product (GBWP) of 10MHz. The MAX4230-MAX4234 can drive typical headset levels (32 Ω), as well as bias an RF power amplifier (PA) in wireless handset applications.

The MAX4230 comes in a tiny 5-pin SC70 package and the MAX4231, single with shutdown, is offered in the 6-pin SC70 package. The dual op-amp MAX4233 is offered in the space-saving 10-bump UCSPTM, providing the smallest footprint area for a dual op amp with shutdown.

These op amps are designed to be part of the PA control circuitry, biasing RF PAs in wireless headsets. The MAX4231/MAX4233 offer a SHDN feature that drives the output low. This ensures that the RF PA is fully disabled when needed, preventing unconverted signals to the RF antenna.

The MAX4230 family offers low offsets, wide bandwidth, and high-output drive in a tiny 2.1mm x 2.0mm spacesaving SC70 package. These parts are offered over the automotive temperature range (-40°C to +125°C).

Applications

RF PA Biasing Controls in Handset Applications Portable/Battery-Powered Audio Applications Portable Headphone Speaker Drivers (32 Ω) Audio Hands-Free Car Phones (Kits) Laptop/Notebook Computers/TFT Panels Sound Ports/Cards Set-Top Boxes Digital-to-Analog Converter Buffers Transformer/Line Drivers **Motor Drivers**

Selector Guide appears at end of data sheet. Pin Configurations appear at end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

Features


- ♦ 30mA Output Drive Capability
- ♦ Rail-to-Rail Input and Output
- ♦ 1.1mA Supply Current per Amplifier
- ♦ 2.7V to 5.5V Single-Supply Operation
- ♦ 10MHz Gain-Bandwidth Product
- ♦ High Slew Rate: 10V/µs
- ♦ 100dB Voltage Gain (R_L = 100kΩ)
- ♦ 85dB Power-Supply Rejection Ratio
- **♦** No Phase Reversal for Overdriven Inputs
- ♦ Unity-Gain Stable for Capacitive Loads to 780pF
- **♦ Low-Power Shutdown Mode Reduces Supply** Current to <1µA
- ◆ Available in 5-Pin SC70 Package (MAX4230)
- ◆ Available in 10-Bump UCSP Package (MAX4233)

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4230AXK-T	-40°C to +125°C	5 SC70-5	ACS
MAX4230AUK-T	-40°C to +125°C	5 SOT23-5	ABZZ
MAX4231AXT-T	-40°C to +125°C	6 SC70-6	ABA
MAX4231AUT-T	-40°C to +125°C	6 SOT23-6	AAUV

Ordering Information continued at end of data sheet.

Typical Operating Circuit



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

	6V V)
Output Short-Circuit Duration to VDD or Vss (Note 1)1	IS
Continuous Power Dissipation (T _A = +70°C)	
5-Pin SC70 (derate 3.1mW/°C above +70°C)247m\	W
5-Pin SOT23 (derate 7.1mW/°C above +70°C)571m\	W
6-Pin SC70 (derate 3.1mW/°C above +70°C)245m\	W
6-Pin SOT23 (derate 8.7mW/°C above +70°C)696m\	W
8-Pin SOT23 (derate 8.9mW/°C above +70°C)714m\	

8-Pin μMAX (derate 4.5mW/°C above +70°C)	362mW
10-Pin µMAX (derate 5.6mW/°C above +70°C)	444mW
10-Bump UCSP (derate 6.1mW/°C above +70°C)	
14-Pin TSSOP (derate 9.1mW/°C above +70°C)	727mW
14-Pin SO (derate 8.3mW/°C above +70°C)	667mW
Operating Temperature Range40°C t	:o +125°C
Junction Temperature	+150°C
Storage Temperature Range65°C t	
Lead Temperature (soldering, 10s)	+300°C

Note 1: Package power dissipation should also be observed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS
Operating Supply Voltage Range	V _{DD}	Inferred from PSRF	Inferred from PSRR test				5.5	V
Input Offset Voltage	Vos					0.85	±6	mV
Input Bias Current	I _B	$V_{CM} = V_{SS}$ to V_{DD}				50		рА
Input Offset Current	los	$V_{CM} = V_{SS}$ to V_{DD}				50		рА
Input Resistance	R _{IN}					1000		МΩ
Common-Mode Input Voltage Range	V _{CM}	Inferred from CMR	R test		V _{SS}		V_{DD}	V
Common-Mode Rejection Ratio	CMRR	Vss < Vcm < VdD			52	70		dB
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.7V \text{ to } 5.5V$,		73	85		dB
Shutdown Output Impedance	Rout	VSHDN = 0V (Note	3)			10		Ω
Output Voltage in Shutdown	Vout(SHDN)	VSHDN = 0V, RL =	200 Ω (Note 3))		68	120	mV
	A _{VOL}	V _{SS} + 0.20 < V _{OUT} < V _{DD} - 0.20V	$R_L = 100k\Omega$	$R_L = 100k\Omega$		100		
Large-Signal Voltage Gain			$R_L = 2k\Omega$		85	98		dB
		V V DD - 0.20V	$R_L = 200\Omega$		74	80		
		$R_L = 32\Omega$	V _{DD} - V _{OH}			400	500	
			V _{OL} - V _{SS}			360	500	
Output Voltage Swing	Volum	$R_{\rm I} = 200\Omega$	V _{DD} - V _{OH}			80	120	mV
Output voltage Swing	Vout	11[= 200 52	V _{OL} - V _{SS}			70	120	IIIV
		$R_1 = 2k\Omega$	V _{DD} - V _{OH}			8	14	
		11 2K\$2	$H_L = 2K\Omega$ $V_{OL} - V_{SS}$			7	14	
Output Source/Sink Current		V _{OUT} = 0.15V to (V _{DD} - 0.15V)		7	10		mA	
		I _I = 10mA	V _{DD} = 2.7V	V _{DD} - V _{OH}		128	200	
Output Voltage with Current Load		IL = IOIIIA VDD =	V UU — 2.1 V	V _{OL} - V _{SS}		112	175	mV
Output voltage with Current Load		I _L = 30mA	V _{DD} = 5V	V _{DD} - V _{OH}		240	320	1117
		IL - SUITA	vDD = Эл	Vol - Vss		224	300	

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Quiescent Supply Current (per		$V_{DD} = 5.5V, V_{CM} = V_{DD} / 2$			1.2	2.3	mA
Amplifier)	IDD	$V_{DD} = 2.7V$, $V_{CM} = V_{DD}$	$V_{DD} = 2.7V, V_{CM} = V_{DD} / 2$		1.1	2.0	MA
Shutdown Supply Current (per	lee (o)	\/ \	$V_{DD} = 5.5V$		0.5	1	
Amplifier) (Note 3)	IDD(SHDN)	V SHDN = 0V, R _L = ∞	$V_{DD} = 2.7V$		0.1	1	μA
CUDN Logic Threshold		Shutdown mode (Note 3)			$V_{SS} + 0.3$		V
SHDN Logic Threshold		Normal mode (Note 3)			V _{DD} - 0.3		V
SHDN Input Bias Current		V _{SS} < V SHDN < V _{DD} (Not	te 3)		50	•	рΑ

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = -40$ to +125°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Operating Supply Voltage Range	V _{DD}	Inferred from	Inferred from PSRR test				5.5	V
Input Offset Voltage	Vos						±8	mV
Offset Voltage Tempco	ΔV _{OS} /ΔT					±3		μV/°C
Common-Mode Input Voltage Range	V _{CM}	Inferred from	Inferred from CMRR test		V _{SS}		V_{DD}	V
Common-Mode Rejection Ratio	CMRR	Vss < Vcm <	V_{DD}		46			dB
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.7V \text{ to}$	5.5V		70			dB
Output Voltage in Shutdown	Vout(SHDN)	VSHDN < 0V,	$V_{\overline{SHDN}} < 0V$, $R_L = 200\Omega$ (Note 3)				150	mV
0: 11/ 11 0 :		Vss + 0.2V < Vnn - 0.2V		$R_L = 2k\Omega$	76			dB
Large-Signal Voltage Gain	Avol			$R_L = 200\Omega$	67			
		$R_L = 32\Omega$, $I_A = +85^{\circ}C$ $V_{OL} - V_{S}$ $V_{DD} - V_{C}$		V _{DD} - V _{OH}			650	m\/
				V _{OL} - V _{SS}			650	
Output Valtage Curing	W.			V _{DD} - V _{OH}			150	
Output Voltage Swing	V _{OUT}	$R_L = 200\Omega$		V _{OL} - V _{SS}			150	mV
		D. Oko		V _{DD} - V _{OH}			20	
		$R_L = 2k\Omega$		V _{OL} - V _{SS}			20	
Output Source/Sink Current		V _{OUT} = 0.15V	to (V _{DD} - 0.15	V)	4			mA
		10 1	\/ 0.7\/	V _{DD} - V _{OH}			250	
Output Voltage with Current Load		I _L = 10mA	$V_{DD} = 2.7V$	V _{OL} - V _{SS}			230	
		I _L = 30mA, T _A = -40°C	V _{DD} = 5V	V _{DD} - V _{OH}			400	mV
		to +85°C	1 A DD — 2 A	V _{OL} - V _{SS}			370	

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = -40$ to +125°C, unless otherwise noted.) (Note 2)

Quiescent Supply Current	laa	$V_{DD} = 5.5V$, $V_{CM} = V_{DD}/$	2	2.8	
(per Amplifier)	IDD	$V_{DD} = 2.7V, V_{CM} = V_{DD}/$	2	2.5	mA
Shutdown Supply Current	IDD (OLIDAI)	\/ \ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$V_{DD} = 5.5V$	2.0	
(per Amplifier) (Note 3)	IDD(SHDN)	V SHDN < 0V, R _L = ∞	$V_{DD} = 2.7V$	2.0	- μA

AC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	UNITS
Gain-Bandwidth Product	GBWP	$V_{CM} = V_{DD}/2$	10	MHz
Full-Power Bandwidth	FPBW	$V_{OUT} = 2V_{P-P}, V_{DD} = 5V$	0.8	MHz
Slew Rate	SR		10	V/µs
Phase Margin	PM		70	Degrees
Gain Margin	GM		15	dB
Total Harmonic Distortion Plus Noise	THD+N	f = 10kHz, V _{OUT} = 2V _{P-P} , A _{VCL} = 1V/V	0.0005	%
Input Capacitance	CIN		8	pF
Voltage Noise Density		f = 1kHz	15	nV/√Hz
Voltage Noise Delisity	en	f = 10kHz	12	110/1112
Channel-to-Channel Isolation		$f = 1kHz, R_L = 100k\Omega$	125	dB
Capacitive-Load Stability		A _{VCL} = 1V/V, no sustained oscillations	780	рF
Shutdown Time	tshdn	(Note 3)	1	μs
Enable Time from Shutdown	tenable	(Note 3)	1	μs
Power-Up Time	ton		5	μs


Note 2: All units 100% tested at +25°C. All temperature limits are guaranteed by design.

Note 3: SHDN logic parameters are for MAX4231/MAX4233 only.


Typical Operating Characteristics

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = V_{DD}/2, R_L = \infty, connected to V_{DD}/2, V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C, unless otherwise noted.)$
















SUPPLY CURRENT vs. TEMPERATURE




SUPPLY CURRENT vs. TEMPERATURE (SHDN = LOW)




Typical Operating Characteristics (continued)


 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = V_{DD}/2, R_L = \infty$, connected to $V_{DD}/2, V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = V_{DD}/2, R_L = \infty$, connected to $V_{DD}/2, V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.)























Pin Description

		Р	IN				
MAX4230 SOT23/ SC70	MAX4231 SOT23/ SC70	MAX4232 SOT23/ µMAX	MAX4233 µMAX	MAX4233 UCSP	MAX4234 TSSOP/ SO	NAME	FUNCTION
1	1	_	_	_	_	IN+	Noninverting Input
2	2	4	4	В4	11	V _{SS}	Negative Supply Input. Connect to ground for single-supply operation.
3	3	_	_	_	_	IN-	Inverting Input
4	4	_		_	_	OUT	Amplifier Output
5	6	8	10	B1	4	V _{DD}	Positive Supply Input
_	5	_	5, 6	C4, A4	_	SHDN, SHDN1, SHDN2	Shutdown Control. Tie to high for normal operation.
_	_	3	3	C3	3	IN1+	Noninverting Input to Amplifier 1
_	_	2	2	C2	2	IN1-	Inverting Input to Amplifier 1
_	_	1	1	C1	1	OUT1	Amplifier 1 Output
_	_	5	7	А3	5	IN2+	Noninverting Input to Amplifier 2
_	_	6	8	A2	6	IN2-	Inverting Input to Amplifier 2
_	_	7	9	A1	7	OUT2	Amplifier 2 Output
_	_	_	_	_	10, 12	IN3+, IN4+	Noninverting Input to Amplifiers 3 and 4
	_				9, 13	IN3-, IN4-	Inverting Input to Amplifiers 3 and 4
_	_	_	_	_	8, 14	OUT3, OUT4	Amplifiers 3 and 4 Outputs

Detailed Description

Rail-to-Rail Input Stage

The MAX4230–MAX4234 CMOS operational amplifiers have parallel-connected N- and P-channel differential input stages that combine to accept a common-mode range extending to both supply rails. The N-channel stage is active for common-mode input voltages typically greater than (VSS + 1.2V), and the P-channel stage is active for common-mode input voltages typically less than (VDD - 1.2V).

Applications Information

Package Power Dissipation

Warning: Due to the high output current drive, this op amp can exceed the absolute maximum power-dissipation rating. As a general rule, as long as the peak current is less than or equal to 40mA, the maximum package power dissipation is not exceeded for any of the package types offered. There are some exceptions to this rule, however. The absolute maximum power-dissipation rating of each package should always be verified using the following equations. The equation below gives an approximation of the package power dissipation:

 $P_{IC(DISS)} \cong V_{RMS} I_{RMS} COS \theta$

where:

 $V_{RMS} = RMS$ voltage from V_{DD} to V_{OUT} when sourcing current and RMS voltage from V_{OUT} to V_{SS} when sinking current.

IRMS = RMS current flowing out of or into the op amp and the load.

 θ = phase difference between the voltage and the current. For resistive loads, COS θ = 1.




Figure 1. MAX4230/MAX4231 Used in Single-Supply Operation Circuit Example

For example, the circuit in Figure 1 has a package power dissipation of 196mW:

$$\begin{aligned} \text{RMS} &\cong \left(V_{DD} - V_{DC} \right) + \ \frac{V_{PEAK}}{\sqrt{2}} \\ &= \ 3.6 \text{V} - \ 1.8 \text{V} + \frac{1.0 \text{V}}{\sqrt{2}} \ = \ 2.507 V_{RMS} \\ I_{RMS} &\cong I_{DC} + \frac{I_{PEAK}}{\sqrt{2}} \ = \ \frac{1.8 \text{V}}{32 \Omega} + \ \frac{1.0 \text{V} / 32 \Omega}{\sqrt{2}} \\ &= \ 78.4 \text{mA}_{RMS} \end{aligned}$$

where:

V_{DC} = the DC component of the output voltage.

IDC = the DC component of the output current.

V_{PEAK} = the highest positive excursion of the AC component of the output voltage.

 $\ensuremath{\mathsf{IPEAK}}$ = the highest positive excursion of the AC component of the output current.

Therefore:

$$PIC(DISS) = VRMS IRMS COS \theta$$

= 196mW

Adding a coupling capacitor improves the package power dissipation because there is no DC current to the load, as shown in Figure 2:




Figure 2. Circuit Example: Adding a Coupling Capacitor Greatly Reduces Power Dissipation of its Package

$$V_{RMS} \cong \frac{V_{PEAK}}{\sqrt{2}}$$

$$= \frac{1.0V}{\sqrt{2}} = 0.707V_{RMS}$$

$$I_{RMS} \cong I_{DC} + \frac{I_{PEAK}}{\sqrt{2}} = 0A + \frac{1.0V/32\Omega}{\sqrt{2}}$$

$$= 22.1 \text{mA}_{RMS}$$

Therefore:

$$PIC(DISS) = VRMS IRMS COS \theta$$

= 15.6mW

If the configuration in Figure 1 were used with all four of the MAX4234 amplifiers, the absolute maximum powerdissipation rating of this package would be exceeded (see the *Absolute Maximum Ratings* section).

60mW Single-Supply Stereo Headphone Driver

Two MAX4230/MAX4231s can be used as a single-supply, stereo headphone driver. The circuit shown in Figure 2 can deliver 60mW per channel with 1% distortion from a single 5V supply.

The input capacitor (C_{IN}), in conjunction with R_{IN} , forms a highpass filter that removes the DC bias from the incoming signal. The -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$




Figure 3. Dual MAX4230/MAX4231 Bridge Amplifier for 200mW at 3V

Choose gain-setting resistors R_{IN} and R_F according to the amount of desired gain, keeping in mind the maximum output amplitude. The output coupling capacitor, C_{OUT}, blocks the DC component of the amplifier output, preventing DC current flowing to the load. The output capacitor and the load impedance form a highpass filer with the -3dB point determined by:

$$f_{-3dB} = \frac{1}{2\pi R_L C_{OUT}}$$

For a 32Ω load, a $100\mu F$ aluminum electrolytic capacitor gives a low-frequency pole at 50Hz.

Bridge Amplifier

The circuit shown in Figure 3 uses a dual MAX4230 to implement a 3V, 200mW amplifier suitable for use in size-constrained applications. This configuration eliminates the need for the large coupling capacitor required by the single op-amp speaker driver when single-supply operation is necessary. Voltage gain is set to 10V/V; however, it can be changed by adjusting the $82k\Omega$ resistor value.

Rail-to-Rail Input Stage

The MAX4230–MAX4234 CMOS op amps have parallel-connected N- and P-channel differential input stages that combine to accept a common-mode range extending to both supply rails. The N-channel stage is active for common-mode input voltages typically greater than (Vss + 1.2V), and the P-channel stage is active for common-mode input voltages typically less than (VDD - 1.2V).




Figure 4. Rail-to-Rail Input/Output Range

Rail-to-Rail Output Stage

The minimum output is within millivolts of ground for single-supply operation, where the load is referenced to ground (VSS). Figure 4 shows the input voltage range and the output voltage swing of a MAX4230 connected as a voltage follower. The maximum output voltage swing is load dependent; however, it is guaranteed to be within 500mV of the positive rail (VDD = 2.7V) even with maximum load (32 Ω to ground).

The MAX4230-MAX4234 incorporate a smart short-circuit protection feature. When V_{OUT} is shorted to V_{DD} or V_{SS}, the device detects a fault condition and limits the output current, therefore protecting the device and the application circuit. If V_{OUT} is shorted to any voltage other than V_{DD} or V_{SS}, the smart short-circuit protection is not activated. When the smart short circuit is not active, the output currents can exceed 200mA (see *Typical Operating Characteristics*.)

Input Capacitance

One consequence of the parallel-connected differential input stages for rail-to-rail operation is a relatively large input capacitance CIN (5pF typ). This introduces a pole at frequency ($2\pi R'C_{IN}$)-1, where R' is the parallel combination of the gain-setting resistors for the inverting or noninverting amplifier configuration (Figure 5). If the pole frequency is less than or comparable to the unity-gain bandwidth (10MHz), the phase margin is reduced, and the amplifier exhibits degraded AC performance through either ringing in the step response or sustained oscillations. The pole frequency is 10MHz when R' = 2k Ω . To maximize stability, R' << 2k Ω is recommended.




Figure 5. Inverting and Noninverting Amplifiers with Feedback Compensation

To improve step response when R' $> 2k\Omega$, connect small capacitor Cf between the inverting input and output. Choose Cf as follows:

$$C_f = 8(R / R_f) [pf]$$

where R_{f} is the feedback resistor and R is the gain-setting resistor (Figure 5).

Driving Capacitive Loads

The MAX4230-MAX4234 have a high tolerance for capacitive loads. They are stable with capacitive loads up to 780pF. Figure 6 is a graph of the stable operating region for various capacitive loads vs. resistive loads. Figures 7 and 8 show the transient response with excessive capacitive loads (1500pF), with and without the addition of an isolation resistor in series with the output. Figure 9 shows a typical noninverting capacitive-load-driving circuit in the unity-gain configuration.




Figure 6. Capacitive-Load Stability




Figure 7. Small-Signal Transient Response with Excessive Capacitive Load




Figure 8. Small-Signal Transient Response with Excessive Capacitive Load with Isolation Resistor




Figure 9. Capacitive-Load-Driving Circuit




Figure 11. Shutdown Enable/Disable Supply Current




Figure 10. Shutdown Output Voltage Enable/Disable




Figure 12. Power-Up/Down Supply Current

The resistor improves the circuit's phase margin by isolating the load capacitor from the op amp's output.

Power-Up and Shutdown Modes


The MAX4231/MAX4233 have a shutdown option. When the shutdown pin (\overline{SHDN}) is pulled low, supply current drops to 0.5µA per amplifier (VDD = 2.7V), the amplifiers are disabled, and their outputs are driven to VSS. Since the outputs are actively driven to VSS in shutdown, any pullup resistor on the output causes a current drain from the supply. Pulling \overline{SHDN} high enables the amplifier. In the dual MAX4233, the two amplifiers shut down independently. Figure 10 shows the MAX4231's output voltage to a shutdown pulse. The MAX4231–MAX4234 typically settle within 5µs after power-up. Figures 11 and 12 show IDD to a shutdown plus and voltage power-up cycle.

Selector Guide

PART	AMPS PER PACKAGE	SHUTDOWN MODE
MAX4230	Single	_
MAX4231	Single	Yes
MAX4232	Dual	_
MAX4233	Dual	Yes
MAX4234	Quad	_

When exiting shutdown, there is a 6µs delay before the amplifier's output becomes active (Figure 10).

Pin Configurations



Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4232 AKA-T	-40°C to +125°C	8 SOT23-8	AAKW
MAX4232AUA	-40°C to +125°C	8 µMAX	
MAX4233AUB	-40°C to +125°C	10 μMAX	
MAX4233ABC-T	-40°C to +125°C	10 UCSP-10	ABE
MAX4234AUD	-40°C to +125°C	14 TSSOP	_
MAX4234ASD	-40°C to +125°C	14 SO	_


Power Supplies and Layout


The MAX4230–MAX4234 can operate from a single 2.7V to 5.5V supply, or from dual ±1.35V to ±2.5V supplies. For single-supply operation, bypass the power supply with a 0.1µF ceramic capacitor. For dual-supply operation, bypass each supply to ground. Good layout improves performance by decreasing the amount of stray capacitance at the op amps' inputs and outputs. Decrease stray capacitance by placing external components close to the op amps' pins, minimizing trace and lead lengths.

Chip Information


MAX4230 TRANSISTOR COUNT: 230 MAX4231 TRANSISTOR COUNT: 230 MAX4232 TRANSISTOR COUNT: 462 MAX4233 TRANSISTOR COUNT: 462 MAX4234 TRANSISTOR COUNT: 924


Package Information






Package Information (continued)






Package Information (continued)




Package Information (continued)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.