

General Description

The MAX3882 is a deserializer combined with clock and data recovery and limiting amplifier ideal for converting 2.488Gbps/2.67Gbps serial data to 4-bit-wide, 622Mbps/667Mbps parallel data for SDH/SONET applications. The device accepts serial NRZ input data as low as 10mV_{P-P} of 2.488Gbps/2.67Gbps and generates four parallel LVDS data outputs at 622Mbps/667Mbps. Included is an additional high-speed serial data input for system loopback diagnostic testing. For data acquisition, the MAX3882 does not require an external reference clock. However, if needed, the loopback input can be connected to an external reference clock of 155MHz/167MHz or 622MHz/667MHz to maintain a valid clock output in the absence of input data transitions. Additionally, a TTL-compatible loss-of-lock output is provided. The device provides a vertical threshold adjustment to compensate for optical noise generated by EDFAs in WDM transmission systems. The MAX3882 operates from a single +3.3V supply and consumes 610mW.

The MAX3882's jitter performance exceeds all SDH/ SONET specifications. The device is available in a 6mm × 6mm 36-pin QFN package.

Applications

SDH/SONET Receivers and Regenerators Add/Drop Multiplexers Digital Cross-Connects SDH/SONET Test Equipment **DWDM Transmission Systems**


Features

- ♦ No Reference Clock Required for Data Acquisition
- ♦ Input Data Rates: 2.488Gbps or 2.67Gbps
- ♦ Fully Integrated Clock and Data Recovery with **Limiting Amplifier and 1:4 Demultiplexer**
- ♦ Parallel Output Rate: 622Mbps/667Mbps
- ♦ Differential Input Range: 10mV_{P-P} to 1.6V_{P-P} without Threshold Adjust
- ◆ Differential Input Range: 50mV_{P-P} to 600mV_{P-P} with Threshold Adjust
- ♦ 0.65UI High-Frequency Jitter Tolerance
- ♦ Loss-of-Lock (LOL) Indicator
- ♦ Wide Input Threshold Adjust Range: ±170mV
- **Maintain Valid Clock Output in Absence of Data Transitions**
- ♦ System Loopback Input Available for System **Diagnostic Testing**
- ♦ Operating Temperature Range -40°C to +85°C
- ♦ Low Power Dissipation: 610mW at +3.3V

Ordering Information

PART TEMP RANGE		PIN- PACKAGE	PKG CODE	
MAX3882EGX	-40°C to +85°C	36 QFN	G3666-1	

Pin Configuration



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC} 0.5 to +5.0V	/
nput Voltage Levels	
(SDI+, SDI-, SLBI+, SLBI-)(V _{CC} - 1.0V) to (V _{CC} + 0.5V))
nput Current Levels (SDI+, SDI-, SLBI+, SLBI-)±20mA	١
LVDS Output Voltage Levels	
(PCLK±, PD_±)0.5V to (V _{CC} + 0.5V))
Voltage at LOL, RATESET, SIS, LREF, VREF, FIL, CAZ+,	
CAZ-, V _{CTRL} , FREFSET0.5V to (V _{CC} + 0.5V))

Continuous Power Dissipation (T _A = +85°C)	
36-Lead QFN (derate 32.4mW/°C above +85°	C)830mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range5	5°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{ to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } +3.3 \text{V} \text{ and at } T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Supply Current	Icc			185	230	mA	
Single-Ended Input Voltage Range	V _{IS}	Figure 1	V _{CC} - 0.8		V _{CC} + 0.4	V	
Input Common-Mode Voltage Range		Figure 1	V _{CC} - 0.4		V _C C	V	
Input Termination to V _{CC}	R _{IN}		42.5	50	57.5	Ω	
Differential Input Voltage Range with Threshold Adjust Enabled SDI+, SDI-		Figure 2	100		600	mV _{P-P}	
Threshold Adjustment Range	V _{TH}	Figure 2	-170		+170	mV	
Threshold-Control Voltage	VCTRL	(Note 2)	0.302		2.097	V	
Threshold-Control Linearity				±5		%	
Threshold Setting Accuracy		Figure 2	-18		+18	mV	
Throphold Catting Stability		15mV ≤ IV _{TH} I ≤ 80mV	-6		+6	m\/	
Threshold Setting Stability		80mV < IV _{TH} I ≤ 170mV	-12		+12	mV	
V _{REF} Voltage Output		$R_L = 50k\Omega$	2.14	2.2	2.24	V	
LVDS Output High Voltage	VoH				1.475	V	
LVDS Output Low Voltage	V _{OL}		0.925			V	
LVDS Differential Output Voltage	V _{OD}		250		400	mV	
LVDS Change in Magnitude of Differential Output Voltage for Complementary States	Δ V _{OD}				25	mV	
LVDS Offset Output Voltage			1.125		1.275	V	
LVDS Change in Magnitude of Output Offset Voltage for Complementary States	Δ V _{OS}				25	mV	
LVDS Differential Output Impedance			80		120	Ω	

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0 \text{ to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } +3.3 \text{V} \text{ and at } T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LVDS Output Current		Short together or short to GND			12	mA
LVTTL Input High Voltage	V _{IH}		2.0			V
LVTTL Input Low Voltage	VIL				8.0	V
LVTTL Input Current			-10		+10	μΑ
LVTTL Output High Voltage	VoH	$I_{OH} = +20\mu A$	2.4			V
LVTTL Output Low Voltage	V _{OL}	$I_{OL} = -1mA$		•	0.4	V

Note 1: At -40°C, DC characteristics are guaranteed by design and characterization.

Note 2: Voltage applied to VCTRL pin is from 0.302V to 2.097V when input threshold is adjusted from +170mV to -170mV.

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{ to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } +3.3 \text{V} \text{ and at } T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Carial law at Data Data		RATESET = 0		2.488		Chas	
Serial Input Data Rate		RATESET = 1		2.667		Gbps	
Differential Input Voltage Threshold Adjust Disabled SDI+, SDI-	V _{ID}	(Note 4) Figure 1	10		1600	mV _{P-P}	
Differential Input Voltage SLBI+, SLBI-			50		800	mV _{P-P}	
Jitter Peaking	JP	f ≤ 2MHz			0.1	dB	
Jitter Transfer Bandwidth	J _{BW}			1.7	2.0	MHz	
		f = 100kHz	3.1	4.1		Ul _{P-P}	
Sinusoidal Jitter Tolerance		f = 1MHz	0.62	1.0			
		f = 10MHz	0.44	0.6			
Sinusoidal Jitter Tolerance with		f = 100kHz		4.1			
Threshold Adjust Enabled		f = 1MHz		0.75		UI _{P-P}	
(Note 5)		f = 10MHz		0.41).41		
Jitter Generation	JGEN	(Note 6)		2.7		psrms	
Differential Input Return Loss	20log(\$)	100kHz to 2.5GHz		17		-ID	
Differential input neturn coss	20log S ₁₁	2.5GHz to 4.0GHz		15		dB	
Tolerated Consecutive Identical Digits		BER = 10-10		2000		Bits	
Acquisition Time		(Note 7) Figure 4			1.0	ms	
TOL Assert Time		Figure 4	2.3		100.0	μs	
Low-Frequency Cutoff for DC Offset-Cancellation Loop		CAZ = 0.1µF		4		kHz	

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0 \text{ to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } +3.3 \text{V} \text{ and at } T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		FREFSET = V _{CC} , RATESET = GND		155		
Peterana Clask Fraguency		RATESET = V _{CC}		167		MHz
Reference Clock Frequency		FREFSET = GND, RATESET = GND		622		IVI□∠
		RATESET = V _{CC}		667		
Reference Clock Accuracy				±100		ppm
VCO Frequency Drift		(Note 8)		400		ppm
Data Output Data		RATESET = 0		622		Mhna
Data Output Rate		RATESET = 1		667		Mbps
Clock Output Fraguency		RATESET = 0		622		N AL I→
Clock Output Frequency		RATESET = 1		667		MHz
Output Clock-to-Data Delay	T _{CK-Q}	(Note 9)	-80		+80	ps
Clock Output Duty Cycle			45	50	55	%
Clock and Data Output Rise/Fall Time	t _R , t _F	20% to 80%	100		250	ps
LVDS Differential Skew	tskew1	Any differential pair			50	ps
LVDS Channel-to-Channel Skew	tskew2	PD_±			100	ps

- **Note 3:** AC characteristics are guaranteed by design and characterization.
- Note 4: Jitter tolerance is guaranteed (BER ≤ 10⁻¹⁰) within this input voltage range. Input threshold adjust is disabled when V_{CTRL} is connected to V_{CC}.
- **Note 5:** Measured with the input amplitude set at 100mV_{P-P} differential swing with a 20mV offset and an input edge speed of 145ps (4th-order Bessel filter with f_{3dB} = 1.8GHz).
- Note 6: Measured with 10mV_{P-P} OC-48 differential input with PRBS 2²³ 1 and BW = 12kHz to 20MHz.
- Note 7: Measured at OC-48 data rate using a 0.068µF loop-filter capacitor.
- Note 8: Under LOL condition, the CDR clock output is set by the external reference clock.
- Note 9: Relative to the falling edge of PCLK+. See Figure 3.


Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


RECOVERED CLOCK AND DATA $(INPUT = 2.488Gbps, 2^{23} - 1)$ PATTERN, $V_{IN} = 10mV_{P-P}$)









JITTER TOLERANCE (2.48832Gbps, 2²³ - 1 PATTERN, VIN = 16mVp-p WITH ADDITIONAL 0.15UI DETERMINISTIC JITTER)




JITTER TOLERANCE vs. INPUT AMPLITUDE (2.48832Gbps, 2²³ - 1 PATTERN, WITH **ADDITIONAL 0.15UI DETERMINISTIC JITTER)**




JITTER TRANSFER




PARALLEL CLOCK OUTPUT JITTER









PULLIN RANGE (RATESET = 0)



Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Pin Description

PIN	NAME	FUNCTION
1, 11, 16, 23	GND	Supply Ground
2, 5, 31, 32	Vcc	+3.3V Supply Voltage
3	SDI+	Positive Data Input. 2.488Gbps/2.67Gbps serial data stream, CML.
4	SDI-	Negative Data Input. 2.488Gbps/2.67Gbps serial data stream, CML.
6	SLBI+	Positive System Loopback Input or Positive Reference Clock Input, CML
7	SLBI-	Negative System Loopback Input or Negative Reference Clock Input, CML
8	SIS	Signal Input Selection, LVTTL. Low for normal data, high for system loopback.
9	LOL	Loss-of-Lock Output, LVTTL, Active Low
10	LREF	TTL Control Input for PLL Clock Holdover. Low for PLL lock to reference clock, high for PLL lock to input data.
12, 14	V _{CC} _VCO	Supply Voltage for the VCO
13	FIL	PLL Loop-Filter Capacitor Input. Connect a 0.068µF loop-filter capacitor between FIL and VCC_VCO.
15, 28	V _{CC} OUT	Supply Voltage for LVDS Output Buffers
17	PCLK-	Negative Clock Output, LVDS
18	PCLK+	Positive Clock Output, LVDS
19	PD0-	Negative Data Output, LVDS
20	PD0+	Positive Data Output, LVDS
21	PD1-	Negative Data Output, LVDS
22	PD1+	Positive Data Output, LVDS

NIXIN

Pin Description (continued)

PIN	NAME	FUNCTION
24	PD2-	Negative Data Output, LVDS
25	PD2+	Positive Data Output, LVDS
26	PD3-	Negative Data Output, LVDS, MSB
27	PD3+	Positive Data Output, LVDS, MSB
29	RATESET	Sets the VCO frequency. LVTTL low for 2.488Gbps operation, high for 2.67Gbps operation.
30	FREFSET	Sets Reference Frequency. LVTTL low for 622MHz/667MHz reference, high for 155MHz/167MHz reference.
33	CAZ+	Positive Capacitor Input for DC Offset-Cancellation Loop. Connect a 0.1µF capacitor between CAZ+ and CAZ
34	CAZ-	Negative Capacitor Input for DC Offset-Cancellation Loop. Connect a 0.1µF capacitor between CAZ+ and CAZ
35	V _{REF}	2.2V Bandgap Reference Voltage Output. Optionally used for threshold adjustment.
36	VCTRL	Analog Control Input for Threshold Adjustment. Connect to VCC to disable threshold adjust.
EP	Exposed Pad	Ground. The exposed pad must be soldered to the circuit board ground for proper thermal and electrical performance.

Detailed Description

The MAX3882 deserializer with clock and data recovery and limiting amplifier converts 2.488Gbps/2.67Gbps serial data to clean 4-bit-wide, 622Mbps/667Mbps LVDS parallel data. The device combines a limiting amplifier with a fully integrated phase-locked loop (PLL), data retiming block, 4-bit demultiplexer, clock divider, and LVDS output buffer (Figure 5). The PLL consists of a phase/frequency detector (PFD), loop filter, and voltage-controlled oscillator (VCO). The MAX3882 is designed to deliver the best combination of jitter performance and power dissipation by using a fully differential signal architecture and low-noise design techniques.

The input signal to the device (SDI) passes through a DC offset control block, which balances the input signal to a zero crossing at 50%. The PLL recovers the serial clock from the serial input data stream and produces the properly aligned data and the buffered recovered clock. The frequency of the recovered clock is divided by four and converted to differential LVDS parallel output PCLK. The demultiplexer generates 4-bit-wide 622Mbps/667Mbps parallel data.

Input Amplifier

The SDI inputs of the MAX3882 accept serial NRZ data at 2.488Gbps/2.67Gbps with 10mV_{P-P} to 1600mV_{P-P} amplitude. The input sensitivity is 10mV_{P-P}, at which the jitter tolerance is met for a BER of 10⁻¹⁰ when the threshold adjust is not used. The input sensitivity is as

low as 4mV_{P-P} for a BER of 10⁻¹⁰. The MAX3882 is designed to directly interface with a transimpedance amplifier (MAX3277).

For applications when vertical threshold adjustment is needed, the MAX3882 can be connected to the output of an AGC amplifier (MAX3861). Here, the input voltage range is 50mV_{P-P} to 600mV_{P-P}. See the *Design Procedure* section for decision threshold adjust.

Phase Detector

The phase detector in the MAX3882 produces a voltage proportional to the phase difference between the incoming data and the internal clock. Because of its feedback nature, the PLL drives the error voltage to zero, aligning the recovered clock to the center of the incoming data eye for retiming.

Frequency Detector

The digital frequency detector (FD) acquires frequency lock without using an external reference clock. The frequency difference between the received data and the VCO clock is derived by sampling the in-phase and quadrature VCO outputs on both edges of the data input signal. Depending on the polarity of the frequency difference, the FD drives the VCO until the frequency difference is reduced to zero. Once frequency acquisition is complete, the FD returns to a neutral state. False locking is eliminated by this digital frequency detector.




Figure 1. Definition of Input Voltage Swing




Figure 3. Definition of Clock-to-Q Delay

VCO Tuning Range

The MAX3882 can operate at both OC-48 and OC-48 with FEC data rates. Select the data frequency using the RATESET pin.

Loop Filter and VCO

The fully integrated PLL has a second-order transfer function, with a loop bandwidth (fL) fixed at.1.7MHz. An external capacitor between VCC_VCO and FIL sets the damping of the PLL. All jitter specifications are based on the CFIL capacitor being 0.068µF. Note that the PLL jitter transfer bandwidth does not change as the external capacitor changes, but the jitter peaking, acquisition time, and loop stability are affected.




Figure 2. Relationship Between Control Voltage and Threshold Voltage




Figure 4. LOL Assert Time and PLL Acquisition Time Measurement

For an overdamped system (fz / fL) < 0.25, the jitter peaking (Jp) of a second-order system can be approximated by:

$$J_P = 20\log(1 + f_Z/f_L)$$

The PLL zero frequency (fz) is a function of the external capacitor (CFIL) and can be approximated according to:

$$f_Z = 1 / 2\pi (650) C_{FIL}$$

Figures 6 and 7 show the open-loop and closed-loop transfer functions. The PLL acquisition time is also directly proportional to the external capacitor CFIL.

Loss-of-Lock Monitor

The $\overline{\text{LOL}}$ output indicates a PLL lock failure, either due to excessive jitter present at data input or due to loss of input data. In the case of loss of input data, the $\overline{\text{LOL}}$ indicates a loss-of-signal condition. The $\overline{\text{LOL}}$ output is asserted low when the PLL loses lock.

Output LVDS Interface: PD, PCLK

The MAX3882's clock and data outputs are LVDS compatible to minimize power dissipation, speed transition time, and improve noise immunity. These outputs comply with the IEEE LVDS specification. The differential output signal magnitude is 250mV to 400mV.

Design Procedure

The MAX3882 provides a differential output clock (PCLK). Table 1 shows the pin configuration for choosing the type of operation mode.

Decision Threshold Adjust

Decision threshold adjust is available for WDM applications where optical amplifiers are used, generating spontaneous optical noise at data logic high. The decision threshold adjust range is ±170mV. Use the provided 2.2V bandgap reference VREF pin or an outside source, such as an output from a DAC to control the threshold voltage. The +170mV to -170mV threshold offset can be accomplished by varying the VCTRL voltage from 0.3V to 2.1V, respectively. See Figure 2. When using the VREF to generate voltage for threshold setting, see Figure 8. Connect VCTRL directly to VCC to disable threshold adjust.

DC-Offset Cancellation Loop Filter

A DC-offset cancellation loop is implemented to remove the DC offset of the limiting amplifier. To minimize the low-frequency pattern-dependent jitter associated with this DC-cancellation loop, the low-frequency cutoff is 10kHz typical with CAZ = $0.1\mu F$, connected across CAZ+ and CAZ-.

Applications Information

Clock Holdover Capability

Clock holdover is required in some applications where a valid clock needs to be provided to the upstream device in the absence of data transitions. To provide this function, an external reference clock rate of 155MHz/167MHz or 622MHz/667MHz must be applied to the SLBI input. Control input FREFSET selects which reference clock rate to use. The control \overline{LREF} selects whether the PLL locks to the input data stream (SDI) or the reference clock (SLBI). When \overline{LREF} is low, the input is switched to the reference clock input. This \overline{LREF} input can be driven by connecting the \overline{LOL} output pin directly or connecting to any other power monitor signal from the system.

System Loopback

The MAX3882 is designed to allow system loopback testing. The user can connect the serializer output (MAX3892) directly to the SLBI± inputs of the MAX3882 for system diagnostics. See Table 1 for selecting the system loopback operation mode. During system loopback, LOL cannot be connected to LREF.

Interfacing the MAX3882

To correctly interface with the MAX3882's CML input and LVDS outputs, refer to Maxim Application Note HFAN-1.0: *Interfacing Between CML, PECL, and LVDS.*

Table 1. Operation Modes

FREFSET	LREF	SIS	RATESET	OPERATION MODE DESCRIPTION			
Х	1	0	0	Normal operation: PLL locked to data input at 2.488Gbps			
X	1	0	1	Normal operation: PLL locked to data input at 2.67Gbps			
Х	1	1	0	System loopback: PLL lock frequency at 2.488Gbps			
X	1	1	1	System loopback: PLL lock frequency at 2.67Gbps			
1	0	Χ	0	Clock holdover: PLL locked to reference frequency at 155MHz			
1	0	Χ	1	Clock holdover: PLL locked to reference frequency at 167MHz			
0	0	Χ	0	Clock holdover: PLL locked to reference frequency at 622MHz			
0	0	Х	1	Clock holdover: PLL locked to reference frequency at 667MHz			




Figure 5. Functional Diagram




Figure 6. Open-Loop Transfer Function

Layout Techniques

For best performance, use good high-frequency layout techniques. Filter voltage supplies, keep ground connections short, and use multiple vias where possible. Use controlled-impedance transmission lines to interface with the MAX3882 high-speed inputs and outputs. Power-supply decoupling should be placed as close to the VCC as possible. To reduce feedthrough, isolate input signals from output signals.




Figure 7. Closed-Loop Transfer Function

Exposed Pad Package

The exposed pad, 36-pin QFN incorporates features that provide a very low thermal-resistance path for heat removal from the IC. The pad is electrical ground on the MAX3882 and should be soldered to the circuit board for proper thermal and electrical performance.






Figure 8. Connecting the MAX3882 with Threshold Adjust and Clock Holdover Enabled

Typical Application Circuit



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS									
PKG	3	36L 6×	6	40L 6×6					
SYMBOL	MIN. NOM. MAX.			MIN.	N□M.	MAX.			
Α	0.80	0.90	1.00	0.80	0.90	1.00			
A1	0.00	0.01	0.05	0.00	0.01	0.05			
A2	0.00	0.65	0.80	0.00	0.65	0.80			
A3		0.20 REF			0.20 REF				
b	0.18	0.23	0.30	0.18	0.23	0.30			
D	5.90	6.00	6.10	5.90	6.00	6.10			
D1		5.75 BSC)	5.75 BSC					
E	5.90	6.00	6.10	5.90	6.00	6.10			
E1		5.75 BSC		5.75 BSC					
е		0.50 BSC		0.50 BSC					
k	0.25	-	-	0.25	-	-			
L	0.50	0.60	0.75	0.30	0.40	0.50			
N		36			40				
Nd		6		10					
Ne	6				10				
Р	0.24	0.42	0.60	0.24	0.42	0.60			
U	10°	11°	12°	10°	11°	12-			

EXPOSED PAD VARIATIONS						
PKG.	D2			E2		
CODES	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
G3666-1	3.55	3.70	3.85	3.55	3.70	3.85
G4066-1	3.95	4.10	4.25	3.95	4.10	4.25

NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM).
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- Nd IS THE NUMBER OF TERMINALS.

 Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION & Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- 4 DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
- 6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 7. ALL DIMENSIONS ARE IN MILLIMETERS.
- 8. PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.

 EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- 10. MEETS JEDEC MO220.
- 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).
- 12. LEADS TO BE COPLANAR 0.08 mm



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.