

## **General Description**

The MAX3850 is a +3.3V DC-coupled laser driver for SDH/SONET applications up to 2.7Gbps. The device accepts differential data and clock inputs and provides bias and modulation currents for driving a laser. If a clock signal is available, a synchronizing input latch can be used to reduce jitter. An automatic power-control (APC) feedback loop is incorporated to maintain a constant average optical power over temperature and lifetime. The wide modulation current range of 5mA to 60mA (up to 80mA AC-coupled) and bias current of 1mA to 100mA are easy to program, making this product ideal for SDH/SONET applications. The MAX3850 also provides laser current-enable control, two current monitors that are directly proportional to the laser bias and modulation currents, and a failure-monitor output to indicate when the APC loop is unable to maintain the average optical power. Designed to be DC-coupled to the laser with a supply voltage of only 3.3V, the MAX3850 greatly simplifies interface requirements. The MAX3850 is available in a small 32-pin QFN package as well as dice.

## **Applications**

SDH/SONET Transmission Systems

MPLS Transmitter Systems

Add/Drop Multiplexers Digital Cross-Connects Section Regenerators

### Features

- ♦ Single +3.3V Power Supply
- ♦ 35mA Supply Current
- ♦ Programmable Bias Current from 1mA to 100mA
- ♦ Programmable Modulation Current from 5mA to 60mA (Up to 80mA AC-Coupled)
- **♦ Bias Current and Modulation Current Monitors**
- ♦ 70ps Rise/Fall Time
- **♦ Automatic Average Power Control with Failure** Monitor
- ♦ Complies with ANSI, ITU, and Bellcore **SDH/SONET Specifications**
- **♦ Laser Current-Enable Control**

## **Ordering Information**


PART	TEMP RANGE	PIN- PACKAGE	PACKAGE CODE
MAX3850EGJ	-40°C to +85°C	32 QFN	G3255-1
MAX3850E/D	-40°C to +85°C	Dice*	_

<sup>\*</sup> Dice are designed to operate over this range, but are tested and guaranteed at  $T_A = +25^{\circ}C$  only. Contact factory for availability.

Typical Application Circuits are continued at the end of the data sheet.

Pin Configuration appears at the end of the data sheet.

## Typical Application Circuits



Covered by U.S. Patent numbers 5,802,089 and 5,883,910

NIXIN

## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, VCC	0.5V to +4.0V
Current into BIAS	20mA to +150mA
Current into OUT+, OUT	20mA to +100mA
Current into MD	5mA to +5mA
Voltage at DATA+, DATA-, CLK+, CLK-,	ENABLE, LATCH,
FAIL, BIASMON, MODMON, CAPC,	
MODSET, BIASMAX, APCSET	0.5V to $(V_{CC} + 0.5V)$
Voltage at APCFILT	0.5V to +3.0V
Voltage at OUT+, OUT	0.4V to 4.8V

Voltage at BIAS	1.0V to (	$V_{CC} + 0.5V$
Continuous Power Dissipation (T <sub>A</sub> = +85°C	C)	
32-Pin QFN (derate 21.2mW/°C above	+85°C)	13.84mW
Storage Temperature Range	65°	C to +165°C
Operating Junction Temperature Range	55°	C to +150°C
Processing Temperature (die)		+400°C
Lead Temperature (soldering, 10s)		+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = +3.0V$  to +3.6V,  $T_A = -40$ °C to +85°C. Typical values are at  $V_{CC} = +3.3V$ ,  $I_{MOD} = 30$ mA,  $I_{BIAS} = 60$ mA,  $T_A = +25$ °C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc			3.0	3.3	3.6	V
Supply Current	Icc	(Note 2)			35	65	mA
Bias-Current Range	ias-Current Range IBIAS (Note 3)						
Bias Off-Current	IBIAS-OFF	ENABLE = low (Note 4	)			100	μΑ
Bias-Current Stability		APC open loop	I <sub>BIAS</sub> = 100mA	-480	12	480	ppm/°C
Bias-Current Stability		APC open loop	I <sub>BIAS</sub> = 1mA	-1000	456	1000	ррпі, С
Differential Input Voltage Range	V <sub>ID</sub>	(Figure 1)		200		1600	mV <sub>P-P</sub>
Common-Mode Input Voltage	VICM	LVPECL compatible		V <sub>CC</sub> - 1.49	V <sub>CC</sub> - 1.32	V <sub>CC</sub> - V <sub>ID</sub> /4	V
TTL Input High Voltage		ENABLE, LATCH		2.0			V
TTL Input Low Voltage		ENABLE, LATCH				0.8	V
TTL Output High Voltage		FAIL sourcing 50µA		2.4	V <sub>CC</sub> - 0.3	V <sub>CC</sub>	V
TTL Output Low Voltage		Sinking 100µA		0	0.025	0.4	V
Monitor-Diode Reverse Bias Voltage				1.5			V
Monitor-Diode DC Current Range	I <sub>MD</sub>			18		1000	μΑ
Manitar Diada Cat Daint Stability		(Note 6)	I <sub>MD</sub> = 1mA	-480	95	480	ppm/°C
Monitor-Diode Set-Point Stability		(Note 6)	$I_{MD} = 18\mu A$	-1000	295	1000	ррпі, С
Monitor-Diode Bias Absolute Accuracy		(Note 5)		-15		+15	%
BIASMON to IBIAS Gain	ABIAS	IBIAS/IBIASMON		36	41	46	A/A
MODMON to I <sub>MOD</sub> Gain	Amod	IMOD/IMODMON		25	30	35	A/A
Madulation Current Dangs	luca	V <sub>OUT</sub> +, V <sub>OUT</sub> - = 0.6V (	5		60	A	
Modulation-Current Range	IMOD	V <sub>OUT</sub> +, V <sub>OUT</sub> - = 2.0V (	AC-coupled)	5		80	mA

## DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}. \text{ Typical values are at } V_{CC} = +3.3 \text{V}, I_{MOD} = 30 \text{mA}, I_{BIAS} = 60 \text{mA}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Modulation Off-Current	IMOD-OFF	ENABLE = low (Note 4)			100	μΑ
Madulation Current Stability		I <sub>MOD</sub> = 60mA	-480	66	480	nnm/0C
Modulation-Current Stability		I <sub>MOD</sub> = 5mA	-1000	110	1000	ppm/°C

### **AC ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +3.0V \text{ to } +3.6V, I_{MOD} = 5\text{mA to } 60\text{mA}, T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}. Typical values are at } V_{CC} = +3.3V, I_{MOD} = 30\text{mA}, T_{A} = +25^{\circ}\text{C}.)$  (Note 7)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Data Rate					2.7	Gbps
Input Latch Setup Time	tsu	LATCH = high (Figure 3)	90			ps
Input Latch Hold Time	tH	LATCH = high (Figure 3)	60			ps
Output Rise Time	t <sub>R</sub>	20% to 80% edge speeds (Note 8)		66	110	ps
Output Fall Time	tF	20% to 80% edge speeds (Note 8)		70	100	ps
Output Overshoot		30mA ≤ I <sub>MOD</sub> ≤ 60 (Note 8)		±2		%
Output Overshoot		I <sub>MOD</sub> = 5mA (Note 8)		±12		70
I <sub>MOD</sub> Enable/Startup Delay				270		ns
IBIAS Typical Startup Delay		APC open loop, CAPC and CAPCFILT = 0		370		ns
Output Random Jitter	RJOUT	(Note 8)		0.66	1.4	psRMS
Output Deterministic Jitter	TJ <sub>OUT</sub>	LATCH = high, 2 <sup>7</sup> - 1 PRBS with 80 inserted 0s and 80 inserted 1s		8.6	50	psp-p

- Note 1: Dice are tested at T<sub>A</sub> = +25°C only. Specifications at -40°C are guaranteed by design and characterization.
- **Note 2:** Tested at  $R_{MODSET} = 2.61k\Omega$ ,  $R_{BIASMAX} = 1.96k\Omega$ , excluding  $I_{BIAS}$  and  $I_{MOD}$ .
- Note 3: Voltage on BIAS pin is (V<sub>CC</sub> 1.5V).
- Note 4: The bias and modulation currents will be switched off if any of the current set pins are grounded.
- Note 5: Accuracy refers to part-to-part variation.
- **Note 6:** Assuming the laser-to-monitor diode transfer function does not change with temperature. Guaranteed by design and characterization.
- Note 7: AC characteristics are guaranteed by design and characterization using the characterization circuit of Figure 2.
- **Note 8:** Measured with repeating 0000 1111 pattern, LATCH = high.




Figure 1. Required Input Signal and Output Polarity




Figure 2. Output Termination for Characterization





Figure 3. Setup/Hold Time Definition

## **Typical Operating Characteristics**


(DC-coupled output,  $T_A = +25$ °C, unless otherwise noted.)


### **OPTICAL EYE DIAGRAM** (2.7Gbps, 130mm FP LASER 1.87Gbps FILTER, 32-QFN)



MITSUBISHI ML725C8F LASER DIODE


**BIAS CURRENT ENABLE** STARTUP DELAY vs. CAPC






**ELECTRICAL EYE DIAGRAM** 


**ELECTRICAL EYE DIAGRAM**  $(I_{MOD} = 60mA, 2^{13} - 1 + 80 CID, 32 QFN)$ 




**ELECTRICAL EYE DIAGRAM AC-COUPLED** (I<sub>MOD</sub> = 80mA, 2<sup>13</sup> - 1 + 80 CID, 32 QFN)




RANDOM JITTER vs. I<sub>mod</sub>








IBIASMAX VS. RBIASMAX





IMOD VS. RMODSET




## Typical Operating Characteristics (continued)


(DC-coupled output,  $T_A = +25$ °C, unless otherwise noted.)








## MODULATION-CURRENT MONITOR GAIN vs. TEMPERATURE





## Pin Description

PIN	NAME	FUNCTION
		5.7.7
1, 4, 7	VCC1	Power Supply for Digital Circuits
2	DATA+	Positive Data Input
3	DATA-	Negative Data Input
5	CLK+	Positive Clock Input. Connect to V <sub>CC</sub> or leave unconnected if latch function is not used.
6	CLK-	Negative Clock Input. Connect to V <sub>CC</sub> or leave unconnected if latch function is not used.
8	LATCH	TTL/CMOS Latch Input. High for latched data, low for direct data. Internal 100k $\Omega$ pullup resistor to VCC.
9	ENABLE	TTL/CMOS Enable Input. High for normal operation, low to disable laser bias and modulation current. Internal 100k $\Omega$ pullup resistor to V <sub>CC</sub> .
10	GND1	Ground for Digital Curcuits
11	BIASMON	Bias Current Monitor. Current into this pin is proportional to the laser bias current.
12	MODMON	Modulation Current Monitor. Current into this pin is proportional to the laser modulation current.
13	FAIL	TTL/CMOS Failure Output. Indicates APC failure when low.
14	APCFILT	Connect a capacitor (CAPCFILT = 0.1µF) from this pad to ground to filter the APC noise.
15	GND4	Ground for Output Curcuitry
16, 18, 21	V <sub>CC4</sub>	Power Supply for Output Circuitry
17	BIAS	Laser Bias Current Output
19	OUT+	Positive Modulation Current Output. I <sub>MOD</sub> flows into this pad when input data is high.
20	OUT-	Negative Modulation Current Output. I <sub>MOD</sub> flows into this pad when input data is low.
22	GND4	Ground for Modulation Current Source
23	GND3	Ground for APC Circuitry
24	MD	Monitor Diode Input. Connect this pin to a monitor photodiode anode. A capacitor to ground is required to filter high-speed AC monitor photocurrent.
25	V <sub>CC3</sub>	Power Supply for APC
26	CAPC	A capacitor connected from this pad to ground controls the dominant pole for the APC feedback loop ( $C_{APC} = 0.1 \mu F$ ).
27	GND2	Ground for Internal Reference
28	N.C.	No Connection. Leave unconnected.
29	APCSET	A resistor connected from this pad to ground sets the desired average optical power. Connect a $100 k\Omega$ resistor from this pad to ground if APC is not used.
30	MODSET	A resistor connected from this pad to ground sets the desired modulation current.
31	BIASMAX	A resistor connected from this pad to ground sets the maximum bias current. The APC function can subtract from this maximum value but cannot add to it.
32	VCC2	Power Supply for Internal Reference




Figure 4. Functional Diagram

## **Detailed Description**

The MAX3850 laser driver has two main parts: a high-speed modulation driver and a laser-biasing block with automatic power control (APC). The circuit design is optimized for high-speed, low-voltage (3.3V), direct-coupled operation. To reject pattern-dependent jitter of the input signal at speeds as high as 2.7Gbps, the device accepts a differential clock signal for data retiming. When LATCH is high, the input data is synchronized by the clock signal. When LATCH is low, the input data is directly applied to the output stage. The output stage has a high-speed differential pair and a programmable modulation current source.

The MAX3850 modulation output is optimized for driving a 15 $\Omega$  load; the minimum required voltage at OUT+ is 0.6V. Modulation current swings up to 80mA are possible when the laser diode is AC-coupled to the driver (refer to Maxim Application Note HFAN 2.0). To

interface with the laser diode, a damping resistor (RD) is required for impedance matching. The combined resistance due to the series damping resistor and the equivalent series resistance of the laser diode should equal  $15\Omega$ . To reduce optical output aberrations and duty-cycle distortion caused by laser diode parasitic inductance, an RC shunt network might be necessary. At data rates of 2.7Gbps, any capacitive load at the cathode of a laser diode degrades optical output performance. Because the BIAS output is directly connected to the laser cathode, minimize the parasitic capacitance associated with the pin by using an inductor to isolate the BIAS pin from the laser cathode.

## **Automatic Power Control**

To maintain constant average optical power, the MAX3850 incorporates an APC loop to compensate for the changes in laser threshold current over temperature and lifetime. A back-facet photodiode mounted in the

laser package converts the optical power into a photocurrent. The APC loop adjusts the laser bias current so that the monitor current is matched to a reference current set by RAPCSET. The time constant of the APC loop is determined by an external capacitor (CAPC). To eliminate the pattern-dependent jitter associated with the APC loop time constant, and to guarantee loop stability, the recommended value for CAPC is 0.1µF.

When the APC loop is functioning, an external resistor (RBIASMAX) sets the maximum allowable bias current. An APC failure flag (FAIL) is set low when the bias current cannot be adjusted to achieve the desired average optical power. To filter APC loop noise, use an external capacitor at APCFILT with a recommended value of 0.1µF.

APC closed-loop operation requires that the user set three currents with external resistors connected between ground and BIASMAX, MODSET, and APCSET. Detailed guidelines for these resistor settings are described in the Design Procedure section.

### **Open-Loop Operation**

If necessary, the MAX3850 is fully operational without APC. To operate the MAX3850 open loop, connect a  $100 \text{k}\Omega$  resistor from RAPCSET to GND and leave MD unconnected. In this case, the laser current is directly set by two external resistors connected from ground to BIASMAX and MODSET.

## **Optional Data Input Latch**

If LATCH is high, the input data is retimed by the rising edge of CLK+. If LATCH is low, the input data is directly connected to the output stage. When not using the LATCH function, connect CLK+ and CLK- to  $V_{\rm CC}$  or leave unconnected.

### **Enable Control**

The MAX3850 incorporates a laser-driver enable function. When ENABLE is low, the bias and modulation currents are off. For open-loop operation, the typical enable time is 370ns, and the typical disable time is 20ns. For closed-loop operation, the bias current is controlled by the APC loop, and the enable time will be affected by the APC loop time constant. With CAPC =  $0.1\mu\text{F}$ , typical closed-loop enable time is 10ms, and typical closed-loop disable time is 40ns. For more information, see the Bias Current Enable Time *Typical Operating Characteristics*.

#### **Current Monitors**

The MAX3850 features bias and modulation-current monitor outputs. The BIASMON output sinks a current equal to 1/41 of the laser bias current, I<sub>BIAS</sub>/41. The MODMON output sinks a current equal to 1/30 of the

laser modulation current,  $I_{MOD}/30$ . BIASMON and MODMON should be connected through a pullup resistor to  $V_{CC}$ . Choose a pullup resistor value that ensures a voltage at BIASMON greater than  $V_{CC}$  - 1.5V and a voltage at MODMON greater than  $V_{CC}$  - 2.0V. These pins should be connected  $V_{CC}$  if not used.

### Slow-Start

For laser safety reasons, the MAX3850 incorporates a slow-start circuit that provides a delay of 370ns for enabling a laser diode.

#### **APC Failure Monitor**

The MAX3850 provides an APC failure monitor (TTL/CMOS) to indicate an APC loop-tracking failure. FAIL is set low when the APC cannot adjust the bias current to maintain the desired monitor current. For example, the laser diode requires more bias current (to maintain a constant optical output) than maximum bias current set by RBIASMAX. The bias current is limited and FAIL will be asserted. In an alternate example, assume that a circuit failure causes the cathode of the laser diode to be shorted to GND, thereby causing an uncontrolled high optical output. In this case, the APC loop cannot decrease the user current, and FAIL will be asserted.

#### **Short-Circuit Protection**

The MAX3850 provides short-circuit protection for the modulation, bias, and monitor current sources. If BIASMAX, MODSET, or APCSET is shorted to ground, bias and modulation output will be turned off.

## **Design Procedure**

When designing a laser transmitter, the optical output usually is expressed in terms of average power and extinction ratio. Table 1 shows the relationships helpful in converting between the optical average power and the modulation current. These relationships are valid if the mark density and duty cycle of the optical waveform are 50%.

#### **Programming the Modulation Current**

For a given laser power (PAVG), slope efficiency  $(\eta)$ , and extinction ratio  $(r_e)$ , the modulation current can be calculated using Table 1. See the IMOD vs. RMODSET graph in the *Typical Operating Characteristics*, and select the value of RMODSET that corresponds to the required current at +25°C.

#### **Programming the Bias Current**

When the MAX3850 is used in open-loop operation, the RBIASMAX resistor determines the bias current. To select this resistor, determine the required bias current at +25°C. See the IBIASMAX vs. RBIASMAX graph in the *Typical* 

Operating Characteristics, and select the value of RBIASMAX that corresponds to the required current at +25°C.

When using the MAX3850 in closed-loop operation, the RBIASMAX resistor sets the maximum bias current available to the laser diode over temperature and lifetime. The APC loop can subtract from this maximum value but cannot add to it. See the IBIASMAX vs. RBIASMAX graph in the *Typical Operating Characteristics* and select the value of RBIASMAX that corresponds to the end-of-life bias current at +85°C.

### **Programming the APC Loop**

When using the MAX3850's APC feature, program the average optical power by adjusting the APCSET resistor. To select this resistor, determine the desired monitor current to be maintained over temperature and lifetime. See the IMD vs. RAPCSET graph in the *Typical Operating Characteristics* and select the value of RAPCSET that corresponds to the required current.

### **Interfacing with Laser Diodes**

To minimize optical output aberrations caused by signal reflections at the electrical interface to the laser diode, a series damping resistor (RD) is required (Figure 4). Additionally, the MAX3850 outputs are optimized for a 15 $\Omega$  load. Therefore, the series combination of RD and RI (where RI represents the laser-diode resistance) should equal  $15\Omega$ . Typical values for R<sub>D</sub> are  $8\Omega$  to  $13\Omega$ . For best performance, place a bypass capacitor (0.01µF typ) as close as possible to the anode of the laser diode. An RC shunt network between the laser cathode and ground minimizes optical output aberrations. Starting values for most coaxial lasers are RCOMP =  $50\Omega$  in series with CCOMP = 8.0pF. Adjust these values experimentally until the optical output waveform is optimized. (Refer to Maxim Application Note HFAN 3.0, Interfacing Maxim's Laser Drivers with Laser Diodes.)

#### **Pattern-Dependent Jitter**

When transmitting NRZ data with long strings of consecutive identical digits (CIDs), low-frequency droop can occur and contribute to pattern-dependent jitter (PDJ). To minimize PDJ, carefully select the APC loop capacitor (CAPC), which dominates the APC loop time constant. To filter out noise effects and guarantee loop stability, the recommended value for CAPC is 0.1µF. Refer to Maxim Application Note HFAN11, *Choosing AC-Coupling Capacitors*, for more information.

#### **Input Termination Requirement**

The MAX3850 data and clock inputs are internally biased. Although the data and clock inputs are com-

**Table 1. Optical Power Definition** 

op		o o
PARAMETER	SYMBOL	RELATION
Average Power	Pavg	$P_{AVG} = (P_0 + P_1) / 2$
Extinction Ratio	r <sub>e</sub>	$r_e = P_1 / P_0$
Optical Power High	P <sub>1</sub>	$P_1 = 2P_{AVG} \times r_e / (r_e + 1)$
Optical Power Low	P <sub>0</sub>	$P_0 = 2P_{AVG} / (r_e + 1)$
Optical Amplitude	P <sub>P-P</sub>	P <sub>P-P</sub> = P <sub>1</sub> - P <sub>0</sub>
Laser Slope Efficiency	η	η = P <sub>P-P</sub> / I <sub>MOD</sub>
Modulation Current	IMOD	I <sub>MOD</sub> = P <sub>P-P</sub> / η

patible with LVPECL signals, it is not necessary to drive the MAX3850 with a standard LVPECL signal. While DC-coupled, as long as the specified common-mode voltage and differential voltage swings are met, the MAX3850 will operate properly. Because of the on-chip biasing network, the MAX3850 data and clock inputs also will self-bias to the proper operating point to accommodate AC-coupling.

### **Calculating Power Consumption**

The junction temperature of the MAX3850 dice must be kept below +150°C at all times. Approximate the total power dissipation of the MAX3850 using the following equation:

$$P = VCC \times ICC + (VCC - V_f) \times (IBIAS + IMOD)$$

where  $I_{BIAS}$  is the maximum bias current set by  $R_{BIASMAX}$ ,  $I_{MOD}$  is the modulation current, and  $V_f$  is the typical laser forward voltage. Junction Temperature =  $P(W) \times 47(^{\circ}C/W)$ .

## Applications Information

An example of how to set up the MAX3850:

#### Select Laser

Select a communication-grade laser for 2.488Gbps or higher data-rate applications. Assume the laser output average power is PAVG = 0dBm, the operating temperature is -40°C to +85°C, and the laser diode has the following characteristics: Wavelength:  $\lambda=1.3\mu m$ , Threshold Current: ITH = 22mA at +25°C, Threshold Temperature Coefficient:  $\beta TH=1.3\%/^{\circ}C$ , Laser-to-Monitor Transfer:  $\rho_{MON}=0.2\text{A/W}$ , Laser Slope Efficiency:  $\eta=0.05\text{mW/mA}$  at +25°C.

### **Determine RAPCSET**

The desired monitor diode current is estimated by  $I_{MD}$  = PAVG x pMON = 200µA. The  $I_{MD}$  vs. RAPCSET graph in the *Typical Operating Characteristics* shows RAPCSET at 6.2k $\Omega$ .

**Table 2. Bondpad Locations** 

D4D		COORDINATES				
PAD	NAME	Х	Υ			
1	GND2	46	1523			
2	GND1	46	1334			
3	V <sub>CC1</sub>	46	1213			
4	DATA+	46	1091			
5	DATA-	46	970			
6	V <sub>CC1</sub>	46	848			
7	GND1	46	727			
8	V <sub>CC1</sub>	46	605			
9	CLK+	46	484			
10	CLK-	46	362			
11	V <sub>CC1</sub>	46	241			
*12	GND1	46	46			
13	LATCH	205	46			
14	ENABLE	351	46			
15	GND1	484	46			
16	GND1	605	46			
17	BIASMON	727	46			
18	MODMON	848	46			
19	FAIL	970	46			
20	GND4	1091	46			
21	N.C.	1213	46			
22	APCFILT	1334	46			
23	GND4	1456	46			
24	V <sub>CC4</sub>	1577	46			

<sup>\*</sup>Index pad. Orient the die with this pad in the lower-left corner.

#### **Determine RMODSET**

Assuming  $r_e=20$ , and average power of 0dBm (1mW), then according to Table 1, the peak-to-peak optical power PP-P = 1.81mW. The required modulation current is 1.81(mW) / 0.05(mW/mA) = 36.2mA. The I<sub>MOD</sub> vs. RMODSET graph in the *Typical Operating Characteristics* shows RMODSET at  $5.5k\Omega$ .

#### **Determine RBIASMAX**

Determine the maximum threshold current ( $I_{TH(MAX)}$ ) at  $T_A = +85^{\circ}C$  and end of life. Assuming ( $I_{TH(MAX)}$ ) = 50mA, the maximum bias current should be:

IBIASMAX = ITH(MAX)

In this example,  $I_{BIASMAX} = 50 mA$ . The  $I_{BIASMAX}$  vs.  $R_{BIASMAX}$  graph in the *Typical Operating Characteristics* shows  $R_{BIASMAX}$  at  $5k\Omega$ .

		COORE	DINATES
PAD	NAME	X	Υ
25	BIAS	1709	46
26	N.C.	1861	241
27	V <sub>CC4</sub>	1861	373
28	N.C.	1861	494
29	OUT+	1861	616
30	OUT-	1861	737
31	N.C.	1861	859
32	V <sub>CC4</sub>	1861	980
33	GND4	1861	1102
34	GND3	1861	1223
35	MD	1861	1356
36	GND3	1709	1523
37	V <sub>CC3</sub>	1577	1523
38	CAPC	1456	1523
39	N.C.	1334	1523
40	GND3	1213	1523
41	N.C.	1091	1523
42	GND3	970	1523
43	N.C.	848	1523
44	APCSET	727	1523
45	GND2	605	1523
46	MODSET	484	1523
47	BIASMAX	351	1523
48	V <sub>CC2</sub>	205	1523

#### Modulation Currents Exceeding 60mA

For applications requiring modulation current greater than 60mA, headroom is insufficient for proper operation of the laser driver if the laser is DC-coupled.

To avoid this problem, the MAX3850's modulation output can be AC-coupled to the cathode of a laser diode. An external pullup inductor is necessary to DC-bias the modulation output at V<sub>CC</sub>. Such a configuration isolates laser forward voltage from the output circuitry and allows the output at OUT+ to swing above and below the supply voltage (V<sub>CC</sub>). Refer to Maxim Application Note HFAN 2.0 *Interfacing Maxim's Laser Drivers to Laser Diodes* for more information on AC-coupling laser drivers to laser diodes.

### **Wirebonding Die**

For high-current density and reliable operation, the MAX3850 uses gold metalization. Make connections to the die with gold wire only, using ball-bonding techniques. Wedge bonding is not recommended. Die-pad size is 4mils (100µm) square, and die thickness is 12mils (300µm) square.

### **Layout Considerations**

To minimize inductance, keep the connections between the MAX3850 output pins and laser diode as close as possible. Optimize the laser diode performance by placing a bypass capacitor as close as possible to the laser anode. Use good high-frequency layout techniques and multilayer boards with uninterrupted ground planes to minimize EMI and crosstalk.

### Laser Safety and IEC825

Using the MAX3850 laser driver alone does not ensure that a transmitter design is compliant with IEC825. The entire transmitter circuit and component selections must be considered. Each user must determine the level of fault tolerance required by the application, recognizing that Maxim products are neither designed nor authorized for use as components in systems intended for surgical implant into the body, for applications intended to support or sustain life, or for any other application in which the failure of a Maxim product could create a situation where personal injury or death may occur.




Figure 5. Simplified Input Circuit






Figure 6. Simplified Output Circuit

## **Pin Configuration**



## Typical Application Circuits (continued)



## **Chip Topography**

#### $v_{\text{CC1}} \quad \text{CLK+} \quad \text{GND1} \quad \text{DATA-} \quad v_{\text{CC1}} \quad \quad \text{GND2}$ CLK- | V<sub>CC1</sub> | V<sub>CC1</sub> | DATA+ | GND1 GND1 LATCH V<sub>CC2</sub> **ENABLE** BIASMAX GND1 MODSET GND1 GND2 **APCSET** BIASMON MODMON N.C. 0.083" GND3 (2.108mm) FAIL GND4 N.C. GND3 **APCFILT** N.C. GND4 CAPC $V_{CC4}$ $V_{CC3}$ GND3 OUT- V<sub>CC4</sub> GND3 V<sub>CC4</sub> OUT+ N.C. GND4 MD 0.070" (1.778mm)

## **Chip Information**


TRANSISTOR COUNT: 1749

SUBSTRATE CONNECTED TO GND

DIE SIZE: 70mils × 83mils DIE THICKNESS: 12mils PROCESS: SIGe Bipolar

## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



													1							
PKG		16L 5x5	MAX.	MIN.	20L 5x5 NOM.	MAX.	MIN.	28L 5x5 NOM.	MAX.	MIN.	32L 5x5 NOM.	MAX.								
SYMBOL			_																	
Α	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00								
A1	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05	l .							
A2	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00								
A3	_	0.20 RE		_	0.20 REF		_	0.20 RE			0.20 REF									
ь	0.28	0.33	0.40	0.23	0.28	0.35	0.18	0.23	0.30	0.18	0.23	0.30	ļ	EXPO	SED	PAD	VAI	RIAT	ZNDI	
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10				D2			ES	
D1	_	4.75 BS	_		4.75 BSC		_	4.75 BS	_		4.75 BSC	_		PKG. CODES	MIN.	NOM.	MAX.	MIN.	NOM.	м
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	l	G1655-3	2.95	3.10	3.25	2.95	3.10	3.
E1		4.75 BS		_	4.75 BS0		_	4.75 BS			4.75 BS0			G2055-1	2.55	2.70	2.85	2.55	2.70	2.
e	-	0.80 BS	c		0.65 BSC		L .	0.50 BS	С		0.50 BSC	Ç		G2055-2	2.95	3.10	3.25	2.95	3.10	3.
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-		G2855-1	2.55	2.70	2.85	2.55	2.70	2.
L	0.35	0.55	0.75	0.35	0.55	0.75	0.35	0.55	0.75	0.30	0.40	0.50		G2855-2	2.95	3.10	3.25	2.95	3.10	3.
N		16			20			28			32			G3255-1	2.95	3.10	3.25	2.95	3.10	3.
ND		4			5			7			8									
NE		4			5			7			8									
_													4							
Р	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60	1							
P 0	0.		12*	0.		12*	0,		12*	0*		0.60 12*								
P 9 1. 2. 3. 4. 5. 6.	O' DIE TO DIMEN N IS Nd IS DIMEN THE F DETAIL	HICKNES ISIONING THE NU THE N ISION B PIN #1 LS OF F	S ALLC & TO MBER ( MBER APPLIE DENTIF	O' WABLE LERANC OF TERM OF TERM S TO F IER MUSICIPATION	IS 0.30 ES CONF IINALS. MINALS LATED 1 ST BE E IER IS (	12* 5mm M. FORM TO IN X-DI ERMINAL XISTED DPTIONAL	O'  AXIMUM ASME IRECTIC AND ON TH	( (.012 : Y14.5) ON & No IS MEA: E TOP : MUST	INCHES  INCHES	O' S MAXII 994. HE NUM BETWEE	MUM) BER OF N 0.20 HE PACI	12* TERMINA	25mm FR	DIRECTION. DM TERMIN, IDENTATION			INK/L	ASER	MARKI	ED.
P 0 1. 2. 3. 4. 5. 6. 7.	O'  DIE TI DIMEN N IS Nd IS DIMEN THE F DETAIL	HICKNES ISIONING THE NU THE N ISION b ISION b PIN #1 LS OF F T SHAPE	S ALLO S & TO MBER ( UMBER APPLIE DENTIFIN #1 AND :	O' WABLE LERANCO OF TERM OF TERM S TO P IER MU: IDENTIF SIZE OF	IS 0.30 ES CONF IINALS. MINALS LATED 1 ST BE E 1ER IS ( THIS F	12* 5mm M. FORM TO IN X-DI ERMINAL XISTED DPTIONAL	O'  AXIMUM ASME IRECTIC AND ON TH	( (.012 : Y14.5) ON & No IS MEA: E TOP : MUST	INCHES  INCHES	O' S MAXII 994. HE NUM BETWEE	MUM) BER OF N 0.20 HE PACI	TERMINA AND 0.:	25mm FR	OM TERMIN			INK/L	ASER	MARKI	ED.
P 0 1. 2. 3. 4. 5. 6. 7. 8.	O'  DIE TI DIMEN N IS Nd IS DIMEN THE F DETAIL EXACT	HICKNES ISIONING THE NU THE N ISION b PIN #1 LS OF F SHAPE DIMENSIO AGE WAI	S ALLC S & TO MBER ( UMBER ( APPLIE DENTIF IN #1 AND S NS ARI	O'  WABLE LERANCI OF TERM OF TERM S TO P IER MUSI IDENTIF SIZE OF E IN MI	IS 0.30 ES CONFINALS. MINALS LATED T ST BE E IER IS ( THIS F LLIMETER D5mm.	12' 5mm M. FORM TO IN X-DI ERMINAL XISTED PITIONAL EATURE	O' AXIMUM ASME IRECTIC AND ON TH L, BUT IS OP	( (.012 : Y14.5) ON & No IS MEA: E TOP : MUST	INCHES  INCHES	O' S MAXII 994. IE NUM BETWEE	MUM) BER OF N 0.20 HE PACI	TERMINA AND 0.:	25mm FR	OM TERMIN			INK/L	ASER	MARKI	ED.
P 9 1. 2. 3. 4. 5. 6. 7. 8. 9.	O' DIE TO DIMEN N IS NO IS DIMEN THE F DETAIL EXACT ALL C PACK/ APPLI EXCLL	HICKNES ISIONING THE NU THE N ISION b PIN #1 LS OF F SHAPE DIMENSION AGE WAI	S ALLO & TO MBER ( UMBER ( UMBER APPLIE DENTIF IN #1 AND : NS ARR RPAGE EXPOSEDDED	O'  WABLE LERANCI OF TERM OF TERM STO P  IER MUS IDENTIF SIZE OF E IN MI MAX 0.4 ED PAD PART (	IS 0.30 ES CONF IINALS. MINALS LATED 1 ST BE E 1ER IS ( THIS F	12° 5mm M. FORM TO IN X-DI ERMINAL XISTED PTIONAL EATURE PS. ERMINALS SED PAI	O' AXIMUM ASME IRECTIC AND ON THE L, BUT IS OP	( (.012 Y14.5k ON & NO IS MEA: E TOP ! MUST TIONAL.	INCHES  INCHES	O' S MAXII 994. IE NUM BETWEE	MUM) BER OF N 0.20 HE PACI	TERMINA AND 0.:	25mm FR	OM TERMIN	MARK	COR		ASER		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).

21-0091