

General Description

The MAX3172/MAX3174 contain five software-selectable multiprotocol cable termination networks. Each network is capable of terminating V.11 (RS-422, RS-530, RS-530A, RS-449, V.36, and X.21) with a 100Ω differential load, V.35 with a T-network load, or V.28 (RS-232) and V.10 (RS-423) with an open circuit load for use with transceivers having on-chip termination. The devices replace discrete resistor termination networks and expensive relays required for multiprotocol termination. The MAX3172/MAX3174, along with the MAX3170 and MAX3171/MAX3173, form a complete +3.3V software-selectable DTE or DCE interface port supporting V.11/RS-422, RS-530, RS-530A, V.36/RS-449, V.35, V.28/RS-232, V.10/RS-423, and X.21 serial interfaces.

In addition to the five multiprotocol cable termination networks, the MAX3172/MAX3174 contain a 1Tx/1Rx multiprotocol transceiver designed to use V+ and Vgenerated by the MAX3171/MAX3173 charge pump. The MAX3172/MAX3174 transceiver is software selectable between V.10 and V.28 modes of operation. The MAX3172 features 10us deglitching on the V.10/V.28 receiver input to facilitate unterminated operation, while the MAX3174 is used in applications that do not require deglitching on the serial handshake signals. These devices are available in a 28-pin SSOP package.

Applications

Data Networking CSU and DSU

PCI Cards Telecommunications

Data Routers

Features


- ♦ Industry's First +3.3V Multiprotocol Termination **Networks and Transceivers**
- ♦ Certified TBR-1 and TBR-2 Compliant (NET1 and NET2)
- ♦ Support V.28 (RS-232), V.11 (RS-422, RS-530, RS-530A, RS-449, V.36, and X.21), V.10 and V.35
- ♦ 3V/5V Logic-Compatible I/O
- ♦ Software-Selectable DTE/DCE
- **♦** Replace Discrete Resistor Termination Networks and Expensive Relays
- ♦ 10µs Receiver Input Deglitching (MAX3172 only)
- ♦ Available in Small 28-Pin SSOP Package
- ◆ Transmitter Output Fault Protected to ±15V, **Tolerates Cable Miswiring**

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE		
MAX3172CAI	0°C to +70°C	28 SSOP		
MAX3174CAI	0°C to +70°C	28 SSOP		

Pin Configuration appears at end of data sheet.

Typical Operating Circuit



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Re
Te
C
0
Ju
Sto
Le

Receiver Input	
R4INA	15V to +15V
Termination Network Inputs (applied individually)	
R_A, R_B	15V to +15V
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
28-Pin SSOP (derate 9.52mW/°C above +70°C	C)762mW
Operating Temperature Range	
MAX3172CAI/MAX3174CAI	0°C to +70°C
Junction Temperature	
Storage Temperature Range6	5°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}. \text{ Typical values are at } V_{CC} = +3.3V, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted. See Note 2 for V+ and V- input voltage conditions.)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
DC CHARACTERISTICS									
Supply Current	loo	All modes V.10 receiver inactive		80	200	μA			
(Digital Inputs = GND or V_{CC})	Icc	All modes V.10 receiver active		400	750	μΑ			
		No-cable mode		0.2	1.0				
V+ Supply Current	l _{V+}	V.10/V.11/V.28/V.35 modes unloaded		0.5	2.5	mA			
(T4IN = GND)	1/4	V.10/V.11 modes T4OUT loaded		11.0	14.0	IIIA			
		V.28/V.35 modes T4OUT loaded		3.0	5.0				
		No-cable mode		-0.4	-1.0				
V- Supply Current		V.10/V.11/V.28/V.35 modes unloaded		-0.8	-2.5	mA			
$(T4IN = V_{CC})$	IV-	V.10/V.11 modes T4OUT loaded		-11.0	-14.0				
		V.28/V.35 modes T4OUT loaded		-3.0	-5.0				
TERMINATOR NETWORKS (R_	A, R_B)								
Differential-Mode Impedance V.35 Mode		Figure 1, -2V ≤ V _{CM} ≤ +2V	90	104	110	Ω			
Common-Mode Impedance V.35 Mode		Figure 2, -2V ≤ V _{CM} ≤ +2V	135	153	165	Ω			
Differential-Mode Impedance V.11 Mode		Figure 1, -7V ≤ V _{CM} ≤ +7V	100	104	110	Ω			
Network OFF Impedance	IZ	Switches open, $-15V \le V_A \le +15V$, $V_B = V_A$, $V_B = GND$ or V_B floating	50	150		kΩ			
LOGIC INPUTS (M0, M1, M2, IN	VERT, DCE/D	TE, T4IN)							
Input High Voltage	VIH		2.0			V			
Input Low Voltage	V _{IL}				0.8	V			
Logic Input Current	I _{IH} , I _{IL}	V _{IN} = V _{CC} or GND			±1	μΑ			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}.$ Typical values are at $V_{CC} = +3.3V, T_A = +25^{\circ}C$, unless otherwise noted. See Note 2 for V+ and V- input voltage conditions.)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
LOGIC OUTPUT (R4OUT)		1		(L)			1.
Output High Voltage	VoH	ISOURCE = 1.0mA	V _{CC} - 1.0			V	
Output Low Voltage	V _{OL}	ISINK = 1.6mA				0.4	V
Rise or Fall Time	t _r , t _f	10% to 90%, C _L = 15 _l	ρF		15		ns
Output Leakage Current		R4OUT = GND		30	50	100	^
(Receiver Output Three-Stated)		R4OUT = V _{CC}			0.1	1	μA
TRANSMITTER OUTPUT (T40U	T)			•			•
Output Leakage Current	IZ	-0.25V < V _{T4OUT} < +0 power-off or no-cable	*	-100		100	μА
Data Rate		V.10/V.28			240		kbps
RECEIVER INPUT (R4INA)				•			
Receiver Glitch Rejection		Minimum pulse width	passed	5			
(MAX3172 only)		Maximum pulse width	rejected			15	μs
5 5	_	V.10 enabled, -10V ≤	20	40		kΩ	
Receiver Input Resistance	RIN	V.28 enabled, -15V ≤	3	5	7		
		MAX3172		64			
Data Rate		MAX3174			240		kbps
V.10 TRANSMITTER	•			•			•
Output Voltage Swing	V _{ODO}	$R_L = 3.9k\Omega$, Figure 3		±4.0	±4.4	±6.0	V
Loaded Output Voltage Swing	V _{ODL}	$R_L = 450\Omega$, Figure 3		$0.9 \times V_{ODO}$			V
Short-Circuit Current	Isc	T4OUT = GND			±100	±150	mA
Rise or Fall Time	t _r , t _f	10% to 90%, R _L = 450 Figure 3	$\Omega\Omega$, $C_L = 100pF$,		2		μs
Transmitter Propagation Delay	t _{PHL} , t _{PLH}	$R_L = 450\Omega$, $C_L = 100$	oF, Figure 3		2		μs
Data Skew	l t _{PHL} - t _{PLH} l	$R_L = 450\Omega, C_L = 100p$		50		ns	
V.10 RECEIVER				•			
Threshold Voltage	V _{TH}			25	100	250	mV
Input Hysteresis	ΔV_{TH}			15		mV	
Descriver Propagation Delay	tour tour	Figure 4	MAX3172	5	10	15	μs
Receiver Propagation Delay	tphl, tplh	Figure 4	MAX3174		60	120	ns
Data Classic	l t _{PHL} -	Cierra 4	MAX3172		0.5	4	μs
Data Skew	t _{PLH} I	Figure 4	MAX3174		5	16	ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.3V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}.$ Typical values are at $V_{CC} = +3.3V, T_A = +25^{\circ}C$, unless otherwise noted. See Note 2 for V+ and V- input voltage conditions.)

PARAMETER	SYMBOL	CC	MIN	TYP	MAX	UNITS				
V.28 TRANSMITTER										
Outrout Valtage Coding	\/-	$R_L = 3k\Omega$, Figure 3	3	±5.0	±5.4		V			
Output Voltage Swing	Vo	Open circuit, Figu	re 3			±6.5	V			
Short-Circuit Current	Isc	T4OUT = GND			±25	±60	mA			
	SB	$R_L = 3k\Omega$, $C_L = 25$ +3V to -3V or -3V	500pF measured from to +3V, Figure 3	4		30				
Output Slew Rate	3n	$R_L = 7k\Omega$, $C_L = 1$ +3V to -3V or -3V	6		30	V/µs				
Transmitter Propagation Delay	tphl, tplh				1		μs			
Data Skew	l t _{PHL} - t _{PLH} l			100		ns				
V.28 RECEIVER	•									
Input Threshold Low	VIL				1.1	0.8	V			
Input Threshold High	VIH			2.0	1.6		V			
Input Hysteresis	V _H YS				0.5		V			
D : D :: D1	t _{PHL} , t _{PLH}	Figure 4	MAX3172	5	10	15	μs			
Receiver Propagation Delay		Figure 4	MAX3174		200		ns			
Data Skew	I t _{PHL} -	Figure 4	MAX3172		0.5	4	μs			
Dala Skew	t _{PLH} I	Figure 4	MAX3174		100		ns			

Note 2: The charge pump on the MAX3171/MAX3173 can supply V+ and V- to the MAX3172/MAX3174. The V+ and V- input levels vary with the mode of chipset operation as follows:

 $V.35/V.28 \text{ modes: } +5.55V \le V+ \le +6.50V, -6.50V \le V- \le -5.45V$

Typical operation: V + = +5.90V, V - = -5.80V


 $V.10/V.11 \text{ modes: } +4.20V \le V+ \le +5.0V, -4.60V \le V- \le -3.80V$


Typical operation: V + = +4.60V, V - = -4.20V


The MAX3171/MAX3173 are guaranteed to provide these V+/V- supply levels.


Typical Operating Characteristics


(VCC = +3.3V (see Note 2 in Electrical Characteristics table), TA = +25°C, unless otherwise noted.)


















Typical Operating Characteristics (continued)


(V_{CC} = +3.3V (see Note 2 in *Electrical Characteristics* table), T_A = +25°C, unless otherwise noted.)














Test Circuits




Figure 1. V.11 or V.35 Differential Impedance Measurement




Figure 2. V.35 Common-Mode Impedance Measurement




Figure 3. V.10/V.28 Driver Test Circuit




Figure 4. V.10/V.28 Receiver Test Circuit

Pin Description

PIN	NAME	FUNCTION
1	M2	Mode-Select Pin (see Tables 1 and 3 for detailed information)
2	M1	Mode-Select Pin (see Tables 1 and 3 for detailed information)
3	MO	Mode-Select Pin (see Tables 1 and 3 for detailed information)
4	Vcc	+3.3V Supply Voltage (±5%). Bypass V _{CC} to GND with a 0.1μF capacitor.
5	R5A	Termination Network 5 Node A
6	R5B	Termination Network 5 Node B
7	T4IN	Transmitter CMOS Input
8	R4OUT	Receiver CMOS Output
9,18, 22	GND	Ground
10	R4B	Termination Network 4 Node B
11	R4A	Termination Network 4 Node A
12	R3C	Termination Network 3 Node C
13	R3B	Termination Network 3 Node B
14	R3A	Termination Network 3 Node A
15	R1A	Termination Network 1 Node A
16	R1B	Termination Network 1 Node B
17	R1C	Termination Network 1 Node C
19	R2C	Termination Network 2 Node C
20	R2B	Termination Network 2 Node B
21	R2A	Termination Network 2 Node A
23	R4INA	Inverting Receiver Input
24	V-	Negative Supply (connect to V- pin of MAX3171/MAX3173). Bypass V- to GND with a 0.1μF capacitor.
25	T4OUT	Inverting Transmitter Output
26	V+	Positive Supply (connect to V+ pin of MAX3171/MAX3173). Bypass V+ to GND with a 0.1μF capacitor.
27	DCE/DTE	DCE/DTE Mode-Select Pin. Logic level LOW selects DTE interface. See Tables 1 and 3 for detailed information.
28	INVERT	Mode-Select Pin (inverts functionality of DCE/DTE input for T4/R4). See Tables 1 and 3 for detailed information.

Table 1. Termination Mode Selection

MODE	M2	M1	МО	DCE/DTE	INVERT	R1	R2	R3	R4	R5
V.10/RS-423	0	0	0	0	Χ	Z	Z	Z	Z	Z
RS-530A	0	0	1	0	Χ	Z	Z	V.11	V.11	V.11
RS-530	0	1	0	0	Χ	Z	Z	V.11	V.11	V.11
X.21	0	1	1	0	Χ	Z	Z	V.11	V.11	V.11
V.35	1	0	0	0	Χ	V.35	V.35	V.35	V.35	V.35
RS-449/V.36	1	0	1	0	Χ	Z	Z	V.11	V.11	V.11
V.28/RS-232	1	1	0	0	Χ	Z	Z	Z	Z	Z
No Cable	1	1	1	0	Χ	V.11	V.11	V.11	V.11	V.11
V.10/RS-423	0	0	0	1	Χ	Z	Z	Z	Z	Z
RS-530A	0	0	1	1	Χ	Z	Z	Z	V.11	V.11
RS-530	0	1	0	1	Χ	Z	Z	Z	V.11	V.11
X.21	0	1	1	1	Χ	Z	Z	Z	V.11	V.11
V.35	1	0	0	1	Х	V.35	V.35	V.35	V.35	V.35
RS-449/V.36	1	0	1	1	Х	Z	Z	Z	V.11	V.11
V.28/RS-232	1	1	0	1	Х	Z	Z	Z	Z	Z
No Cable	1	1	1	1	Х	V.11	V.11	V.11	V.11	V.11

Detailed Description

The MAX3172/MAX3174 contain five software-selectable multiprotocol cable termination networks. Each network is capable of terminating V.11 transceivers (RS-422, RS-530, RS-530A, RS-449, V.36, and X.21) with a 100Ω differential load, V.35 transceivers with a T-network load, or V.28 (RS-232) and V.10 transceivers (RS-423) with an open circuit load. The MAX3172/MAX3174, along with the MAX3170 and MAX3171/MAX3173, form a complete +3.3V software-selectable DTE or DCE interface port supporting V.11/RS-422, RS-530, RS-530A, V.36/RS-449, V.35, V.28/RS-232, V.10/RS-423, and X.21 serial interfaces.

The MAX3172/MAX3174 also contain a multiprotocol transceiver that is software-selectable between V.10 and V.28 operation modes. This transceiver is intended as the handshake signal I/O in a DCE/DTE port application, and is designed to use V+ and V- levels generated by the MAX3171/MAX3173 charge pump. The MAX3172 features 10µs deglitching on the V.10/V.28 receiver input to allow unterminated operation. The MAX3174 is used in applications that do not require deglitching on the serial handshake signals.

No-Cable Mode

The MAX3172/MAX3174 enter no-cable mode when the mode-select inputs are all HIGH (M0 = M1 = M2 = 1). In this mode, the driver, receiver, and bias circuitry are disabled, and the supply current drops to less than 200μ A.

Table 2. Switch Configuration by Mode

MODE	SW1	SW2
V.35	ON	ON
V.11	ON	OFF
V.28/V.10 (Z)	OFF	OFF

In no-cable mode, all five termination networks are placed in the V.11 mode of operation (shorting pins R_A and R_B with a 100Ω resistor). The receiver output enters a high-impedance state in no-cable mode, allowing this output line to be shared with other receivers (the receiver output has an internal pullup resistor to pull the output HIGH if not driven). Also, in no-cable mode, the transmitter output enters a high-impedance state so that this output can be shared with other devices.

Cable Termination

The MAX3172/MAX3174 software-selectable resistor networks are intended for use with the MAX3170 clock/data transceiver chip. The termination network is used for the V.11, V.35, and V.28 transmitters. The MAX3172/MAX3174 provide the advantage of not having to build expensive termination networks from resistors and relays, manually changing termination modules, or building termination networks into custom cables.

Each termination network can be in one of three modes: V.35, V.11, or high impedance (high-Z) as shown in Figure 5 (see Table 2). For example, in V.35 mode, all five

Table 3. R4/T4 Mode-Select Table

PROTOCOL	M2	M1	МО	DCE/DTE	INVERT	T4	R4
Not Used (Default V.11)	0	0	0	0	0	Z	V.10
RS-530A	0	0	1	0	0	Z	V.10
RS-530	0	1	0	0	0	Z	V.10
X.21	0	1	1	0	0	Z	V.10
V.35	1	0	0	0	0	Z	V.28
RS-449/V.36	1	0	1	0	0	Z	V.10
V.28/RS-232	1	1	0	0	0	Z	V.28
No Cable	1	1	1	0	0	Z	Z
Not Used (Default V.11)	0	0	0	1	0	V.10	Z
RS-530A	0	0	1	1	0	V.10	Z
RS-530	0	1	0	1	0	V.10	Z
X.21	0	1	1	1	0	V.10	Z
V.35	1	0	0	1	0	V.28	Z
RS-449/V.36	1	0	1	1	0	V.10	Z
V.28/RS-232	1	1	0	1	0	V.28	Z
No Cable	1	1	1	1	0	Z	Z
Not Used (Default V.11)	0	0	0	0	1	V.10	Z
RS-530A	0	0	1	0	1	V.10	Z
RS-530	0	1	0	0	1	V.10	Z
X.21	0	1	1	0	1	V.10	Z
V.35	1	0	0	0	1	V.28	Z
RS-449/V.36	1	0	1	0	1	V.10	Z
V.28/RS-232	1	1	0	0	1	V.28	Z
No Cable	1	1	1	0	1	Z	Z
Not Used (Default V.11)	0	0	0	1	1	Z	V.10
RS-530A	0	0	1	1	1	Z	V.10
RS-530	0	1	0	1	1	Z	V.10
X.21	0	1	1	1	1	Z	V.10
V.35	1	0	0	1	1	Z	V.28
RS-449/V.36	1	0	1	1	1	Z	V.10
V.28/RS-232	1	1	0	1	1	Z	V.28
No Cable	1	1	1	1	1	Z	Z

networks are configured to provide 100 Ω differential impedance and 150 Ω common-mode impedance to terminate the MAX3170 V.35 transmitter outputs and receiver inputs.

Termination Mode Selection

The mode-select pins M0, M1, M2, and DCE/DTE control the state of the five termination networks (Table 1). The mode-select table of the MAX3172/MAX3174 is compatible with the MAX3170 mode-select table so that the M0,

M1, M2, and DCE/ \overline{DTE} pins can be connected to the corresponding pins on the MAX3170. For example, M2 = 1, M1 = 0, M0 = 0 corresponds to V.35 mode for both the MAX3172/MAX3174 and the MAX3170 clock/data transceiver chip.

R4/T4 Mode Selection

The MAX3172/MAX3174 include a transceiver for use in applications requiring an extra serial handshake signal (for example, local loopback). The transceiver can be




Figure 5. MAX3172/MAX3174 Termination Network Configurations




Figure 6. Typical V.11 Interface

configured for V.10 or V.28 operation as a driver or receiver (Table 3). This mode-selection table is compatible for use with the MAX3170 (clock/data transceiver) and the MAX3171/MAX3173 (control transceiver). For example, if X.21 mode is selected in DCE mode (M2 = 0, M1 = 1, M0 = 1, and DCE/ \overline{DTE} = 1), the MAX3170, MAX3171/MAX3173, and MAX3172/MAX3174 transceivers will all be placed in X.21 DCE mode.

Fail-Safe

The MAX3172/MAX3174 guarantee a logic HIGH receiver output when the receiver input is shorted to GND or when it is connected to a terminated transmission line with the driver disabled. The V.10 receiver

threshold is between +25mV and +250mV. If the V.10 receiver input voltage is less than +25mV, R4OUT is logic HIGH. If the V.10 receiver input is greater than +250mV, R4OUT is logic LOW.

The V.28 receiver threshold is between +0.8V and +2.0V. If the V.28 receiver input voltage is less than +0.8V, R4OUT is logic HIGH. If the receiver input is greater than +2.0V, R4OUT is logic LOW. If the driving transmitter is disabled or disconnected, the receiver's input voltage is pulled to zero by its internal termination. With the receiver thresholds of the MAX3172/MAX3174, this results in a logic HIGH.

Applications Information

Older multiprotocol cable termination implementations have been constructed using expensive relays with discrete resistors, custom cables with built-in termination, or complex circuit board configurations to route signals to the correct termination. The MAX3172/MAX3174 provide a simple solution to this termination problem. All required termination configurations are software selectable using four mode-control input pins (M2, M1, M0, and DCE/DTE).

V.11 Termination

For high-speed data transmission, the V.11 specification recommends terminating the cable at the receiver




Figure 7. V.11 Termination and Internal Resistance Networks




Figure 8. Typical V.35 Interface

with a minimum of a 100 Ω resistor (Figure 6). This resistor, although not required, prevents reflections from corrupting transmitted data.

In Figure 7, the MAX3172/MAX3174 are used to terminate the V.11 receiver. Internal to the MAX3172/MAX3174, S1 is closed and S2 is open to present a 104Ω typical differential resistance and high-Z common-mode impedance. S3 opens to disable the MAX3170's internal V.28 termination.

The V.11 specification allows for signals with common-mode variations of ±7V with differential signal amplitudes from 2V to 6V. Also, data rates may be as high as

10Mbps. The MAX3172/MAX3174 maintain steady termination impedance between 100 $\!\Omega$ and 110 $\!\Omega$ over these conditions.

V.35 Termination

Figure 8 shows a standard V.35 interface. The generator and the load must both present a $100\Omega~\pm10\Omega$ differential impedance and a $150\Omega~\pm15\Omega$ common-mode impedance (as shown by the resistive T-networks in Figure 8). The V.35 driver generates a current output (typically $\pm11\text{mA}$) that develops an output voltage between 440mV and 660mV across the load termination networks.




Figure 9. V.35 Termination and Internal Resistance Networks




Figure 10. V.35 Driver

In Figure 9, the MAX3172/MAX3174 are used to implement the resistive T-network that is needed to properly terminate the V.35 driver and receiver. Internal to the MAX3172/MAX3174, S1 and S2 are closed to connect the T-network resistors to the circuit. The V.28 termina-

tion resistor, internal to the MAX3170, is disabled by opening S3 to avoid interference with the T-network impedance.

The V.35 specification allows for ±4V of ground difference between the V.35 generator and V.35 load. The V.35 data rates may be as high as 10Mbps. The MAX3172/MAX3174 maintain correct terminal impedances over these conditions.

V.35 EMI Reduction

For applications where EMI reduction is especially important, the MAX3172/MAX3174 termination networks provide a pin for shunting common-mode driver currents to GND (Figure 10). Mismatches between A and B driver output propagation delays create a common-mode disturbance on the cable. This common-mode energy can be shunted to GND by placing a 100pF capacitor (C1 to GND) from the center point of the T-network termination (R1C, R2C, and R3C).

V.28 Termination

Most industry-standard V.28 receivers (including the MAX3170) do not require external termination because the receiver includes an internal $5k\Omega$ termination resistor. When the MAX3172/MAX3174 are placed in V.28 mode, all five of the termination networks are placed in a high-Z mode. In high-Z mode, the MAX3172/MAX3174 termination networks will not interfere with the MAX3170's internal $5k\Omega$ termination.




Figure 11. V.28 Termination and Internal Resistance Networks




Figure 12. Typical V.28 and V.10 Interface




Figure 13. V.10 Receiver Input Impedance

In Figure 11, the MAX3170 and MAX3172/MAX3174 are placed in V.28 mode. Switches S1 and S2 are opened on the MAX3172/MAX3174 to place the network in high-Z mode. Switch S3 is closed on the MAX3170 to enable the $5k\Omega$ terminating resistor.

V.28 Interface

The V.28 interface is an unbalanced single-ended interface (Figure 12). The V.28 driver generates a minimum of ±5V across the load impedance between A' and C'.

The V.28 receiver specification calls for input trip points at ±3V. To aid in rejecting system noise, the MAX3170 V.28 receiver has a typical hysteresis of 0.5V. Also, the MAX3172/MAX3174 have more tightly specified input trip points to guarantee fail-safe operation (see *Fail-Safe*).

The MAX3172/MAX3174 V.28 receiver provides an internal $5k\Omega$ termination resistance.

V.10 Interface

The V.10 interface (Figure 12) is an unbalanced single-ended interface capable of driving a 450 Ω load. The V.10 driver generates a minimum voltage of ± 4 V (VODO) across A' and C' when unloaded and a minimum voltage of $\pm 0.9 \times \text{VODO}$ when loaded with 450 Ω . The V.10 receiver input trip threshold is defined between +300mV and -300mV with input impedance characteristics shown in Figure 13.

The MAX3172/MAX3174 V.10 mode receiver has a threshold between +25mV and +250mV to ensure that the receiver has proper fail-safe operation (see *Fail-Safe*). To aid in rejecting system noise, the MAX3172/MAX3174 V.10 receiver has a typical hysteresis of 15mV. Switch S3 in Figure 14 is open in V.10 mode to disable the $5k\Omega$ V.28 termination at the receiver input.

Receiver Glitch Rejection

To allow operation in an unterminated or otherwise noisy system, the MAX3172 features 10µs of receiver input glitch rejection. The glitch-rejection circuitry blocks the reception of high-frequency noise with a bit period less than 5µs while receiving low-frequency signals with a bit period greater than 15µs, allowing glitch-free operation in unterminated systems at up to 64kbps.




Figure 14. V.10 Internal Resistance Networks

The MAX3174 does not have this glitch rejection and can be operated at frequencies up to 240kbps if properly terminated.

DCE vs. DTE Operation

Figure 15 illustrates a DCE or DTE controller-selectable interface. The DCE/DTE input switches the MAX3172/MAX3174s' mode of operation. Logic high selects DCE, which enables driver 4 on the MAX3172/MAX3174 (INVERT = 0), driver 3 on the MAX3171/MAX3173, and driver 3 on the MAX3170. A logic low selects DTE, which enables receiver 4 on the MAX3172/MAX3174 (INVERT = 0), receiver 1 on the MAX3171/MAX3173, and receiver 1 on the MAX3170.

This application requires only one DB-25 connector. See Figure 15 for complete signal routing in DCE and DTE modes. For example, driver 4 routes the LL(DCE) signal to pin 18 in DCE mode, while in DTE mode, receiver 4 routes pin 18 to the LL(DTE) signal.

Complete Multiprotocol X.21 Interface

A complete DTE-to-DCE interface operating in X.21 mode is shown in Figure 16. The MAX3172/MAX3174 terminate the V.11 clock and data signals, and its transceiver carries the local loopback (LL) signal. The MAX3170 carries the clock and data signals, and the MAX3171/MAX3173 carry the control signals. The control signals generally do not require external termination.

Compliance Testing

A European Standard EN45001 test report is available for the MAX3170–MAX3174 chipset. A copy of the test report is available from Maxim upon request.




Figure 15. Multiprotocol DCE/DTE Port




Figure 16. DCE-TO-DTE X.21 Interface

Pin Configuration TOP VIEW M2 1 28 INVERT 27 DCE/DTE M1 2 26 V+ M0 3 25 T40UT V_{CC} 4 MIXIM 24 V-R5A 5 MAX3172 MAX3174 R5B 6 23 R4INA T4IN 7 22 GND R40UT 8 21 R2A GND 9 20 R2B 19 R2C R4B 10 R4A 11 18 GND 17 R1C R3C 12 16 R1B R3B 13

28 SSOP


R3A 14

15 R1A

_Chip Information

TRANSISTOR COUNT: 2506

Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.