## feATURES

- Better Than Bessel Roll-Off
- $\mathrm{f}_{\text {CutOff }}$ up to 20 kHz , Single 5V Supply
- $I_{\text {SUPPLY }}=2.5 \mathrm{~mA}(\mathrm{Typ})$, Single 5V Supply
- 75dB THD + Noise with Single 5V Supply
- Phase and Group Delay Response Fully Tested
- Transient Response with No Ringing
- Wide Dynamic Range
- No External Components Needed


## APPLICATIONS

- Data Communication Filters
- Time Delay Networks
- Phase Matched Filters


## DESCRIPTION

The LTC1164-7 is a low power, clock-tunable monolithic 8th order lowpass filter with linear passband phase and flat group delay. The amplitude response approximates a maximally flat passband and exhibits steeper roll-off than an equivalent 8th order Bessel filter. For instance, at twice the cutoff frequency the filter attains 34 dB attenuation (vs12dB for Bessel), while at three times the cutoff frequency the filter attains 68dB attenuation (vs 30dB for Bessel). The cutoff frequency of the LTC1164-7 is tuned via an external TTL or CMOS clock.
Low power is achieved without sacrificing dynamic range. With single 5 V supply, the $\mathrm{S} / \mathrm{N}+\mathrm{THD}$ is up to 75 dB . Optimum $91 \mathrm{~dB} \mathrm{~S} / \mathrm{N}$ is obtained with $\pm 7.5 \mathrm{~V}$ supplies.
The clock-to-cutoff frequency ratio of the LTC1164-7 can be set to $50: 1$ (pin 10 to $\mathrm{V}^{+}$) or 100:1 (pin 10 to $\mathrm{V}^{-}$).
When the filter operates at the clock-to-cutoff frequency ratio of $50: 1$, the input is double-sampled to lower the risk of aliasing.
The LTC1164-7 is pin-compatible with the LTC1064-X series and LTC1264-7.

## TYPICAL APPLICATION

10kHz Linear Phase Lowpass Filter


NOTE: THE POWER SUPPLIES SHOULD BE BYPASSED BY A $0.1 \mu \mathrm{~F}$ CAPACITOR CLOSE TO THE PACKAGE AND ANY PRINTED CIRCUIT BOARD ASSEMBLY SHOULD MAINTAIN A DISTANCE OF AT LEAST 0.2 INCHES BETWEEN ANY OUTPUT OR INPUT PIN AND THE f CLK LINE.

Frequency Response

Total Supply Voltage ( $\mathrm{V}^{+}$to $\mathrm{V}^{-}$)

$\qquad$ ..... 16 V
Power Dissipation

$\qquad$ ..... 400 mW
Burn-In Voltage

$\qquad$

$\qquad$

$$
\text { Voltage at Any Input ..... }\left(\mathrm{V}^{-}-0.3 \mathrm{~V}\right) \leq \mathrm{V}_{\mathrm{IN}} \leq\left(\mathrm{V}^{+}+0.3 \mathrm{~V}\right)
$$Storage Temperature Range

$\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Operating Temperature Range

$$
\text { LTC1164-7C ...................................... }-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}
$$

LTC1164-7M $\qquad$ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) $\qquad$

PACKAGE/ORDER InfORmATION


## ELECTRICAL CHARACTERISTICS

$V_{S}= \pm 7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\text {CUTOFF }}=8 \mathrm{kHz}$ or $4 \mathrm{kHz}, \mathrm{f}_{\text {CLK }}=400 \mathrm{kHz}$, TTL or CMOS level and all gain measurements are referenced to passband gain, unless otherwise specified. (Maximum clock rise or fall time $\leq 1 \mu \mathrm{~s}$ )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Passband Gain | $\begin{aligned} & 0.1 \mathrm{~Hz} \leq \mathrm{f} \leq 0.25 \mathrm{f}_{\text {CUTOFF }} \\ & \mathrm{f}_{\text {TEST }}=2 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \text { (Note 4) } \end{aligned}$ | $\bullet$ | -0.50 | -0.10 | 0.30 | dB |
| Gain at $0.50 \mathrm{f}_{\text {Cutoff }}$ (Note 3) | $\begin{aligned} & \mathrm{f}_{\text {TEST }}=4 \mathrm{kHz},\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ & \mathrm{f}_{\text {TEST }}=2 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=100: 1 \end{aligned}$ | $\bullet$ | $\begin{aligned} & -0.50 \\ & -0.85 \end{aligned}$ | $\begin{aligned} & -0.20 \\ & -0.65 \end{aligned}$ | $\begin{aligned} & 0.30 \\ & 0.15 \end{aligned}$ | dB dB |
| Gain at $0.75 \mathrm{f}_{\text {CuTOFF }}$ | $\mathrm{f}_{\text {TEST }}=6 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1$ | $\bullet$ | -1.2 | -1.1 | 0.1 | dB |
| Gain at flutoff | $\begin{aligned} & \mathrm{f}_{\text {TEST }}=8 \mathrm{kHz},\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ & \mathrm{f}_{\text {TEST }}=4 \mathrm{kHz},\left(\mathrm{f}_{\text {CLKK }} / \mathrm{f}_{\mathrm{C}}\right)=100: 1 \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline-4.1 \\ & -5.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} -3.4 \\ -5.2 \\ \hline \end{array}$ | $\begin{array}{r} -1.9 \\ -2.5 \\ \hline \end{array}$ | dB <br> dB |
| Gain at 2.0 f CUTOFF | $\begin{aligned} & \mathrm{f}_{\text {TEST }}=16 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ & \mathrm{f}_{\text {TEST }}=8 \mathrm{kHz},\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=100: 1 \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{array}{r} \hline-37 \\ -38 \\ \hline \end{array}$ | $\begin{aligned} & \hline-34 \\ & -34 \end{aligned}$ | $\begin{array}{r} \hline-30 \\ -30 \\ \hline \end{array}$ | dB dB |
| Gain with $\mathrm{f}_{\text {CLK }}=20 \mathrm{kHz}$ | $\mathrm{f}_{\text {TEST }}=200 \mathrm{~Hz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=100: 1$ |  | -5.7 | -5.2 | -2.5 | dB |
| Gain with $\mathrm{f}_{\text {CLK }}=400 \mathrm{kHz}, \mathrm{V}_{S}= \pm 2.375 \mathrm{~V}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{TEST}}=4 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ & \mathrm{f}_{\mathrm{TEST}}=8 \mathrm{kHz},\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \end{aligned}$ |  | $\begin{aligned} & -0.50 \\ & -3.75 \end{aligned}$ | $\begin{aligned} & \hline-0.2 \\ & -3.4 \\ & \hline \end{aligned}$ | $\begin{array}{r} 0.2 \\ -2.5 \\ \hline \end{array}$ | dB dB |
| Phase Factor (F) <br> Phase $=180^{\circ}-F\left(f / f_{\mathrm{C}}\right)$ <br> (Note 1) | $\begin{aligned} & 0.1 \mathrm{~Hz} \leq \mathrm{f} \leq \mathrm{f}_{\text {CUTOFF }} \\ &\left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ &\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=100: 1 \\ &\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ &\left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=100: 1 \\ & \hline \end{aligned}$ | $\bullet$ | $\begin{aligned} & 430 \\ & 423 \end{aligned}$ | $\begin{aligned} & 435 \pm 2 \\ & 428 \pm 2 \end{aligned}$ | $\begin{aligned} & 442 \\ & 434 \end{aligned}$ | Deg Deg Deg Deg |
| Phase Nonlinearity (Note 1) | $\begin{aligned} & \left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ & \left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=100: 1 \\ & \left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=50: 1 \\ & \left(\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\mathrm{C}}\right)=100: 1 \\ & \hline \end{aligned}$ | $\bullet$ |  | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \pm 2.0 \\ & \pm 2.5 \end{aligned}$ | \% $\%$ $\%$ $\%$ |

ELECTRICAL CHARACTERISTICS
$V_{S}= \pm 7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, f Cutoff $=8 \mathrm{kHz}$ or 4 kHz , $\mathrm{f}_{\mathrm{CLK}}=400 \mathrm{kHz}$, TTL or CMOS Ievel and all gain measurements are referenced to passband gain, unless otherwise specified. (Maximum clock rise or fall time $\leq 1 \mu \mathrm{~s}$ )

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Group Delay ( } \mathrm{t}_{\mathrm{d}} \text { ) } \\ & \mathrm{t}_{\mathrm{d}}=(1 / 360)\left(\mathrm{f} / \mathrm{f}_{\mathrm{c}}\right) \\ & \text { (Note 2) } \end{aligned}$ | $\begin{aligned} & \left(f_{\text {CLK }} / f_{C}\right)=50: 1, f \geq f_{\text {CUTOFF }} \\ & \left(f_{\text {CLK }} / f_{C}\right)=100: 1, \mathrm{f} \geq f_{\text {CUTOFF }} \\ & \left(f_{\text {CLK }} / f_{C}\right)=50: 1, \mathrm{f} \geq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / f_{\mathrm{C}}\right)=100: 1, \mathrm{f} \geq \mathrm{f}_{\text {CUTOFF }} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 149.3 \\ & 293.8 \end{aligned}$ | $\begin{aligned} & 151.0 \pm 1 \\ & 297.2 \pm 1 \end{aligned}$ | $\begin{aligned} & 153.5 \\ & 301.4 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \end{aligned}$ |
| Group Delay Deviation (Note 2) | $\begin{aligned} & \left(f_{\text {CLK }} / f_{C}\right)=50: 1, \mathrm{f} \geq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / f_{\mathrm{C}}\right)=100: 1, \mathrm{f} \geq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / f_{\mathrm{C}}\right)=50: 1, \mathrm{f} \geq \mathrm{f}_{\text {CUTOFF }} \\ & \left(\mathrm{f}_{\text {CLK }} / \mathrm{f}_{\mathrm{C}}\right)=100: 1, \mathrm{f} \geq \mathrm{f}_{\text {CUTOFF }} \end{aligned}$ | $\bullet \bullet$ |  | $\begin{aligned} & \pm 1.0 \\ & \pm 1.0 \end{aligned}$ | $\begin{aligned} & \pm 2.0 \\ & \pm 2.5 \end{aligned}$ | \% $\%$ $\%$ $\%$ |
| Input Frequency Range (Table 9) | $\begin{aligned} & \left(f_{C L K} / f_{C}\right)=50: 1 \\ & \left(f_{C L K} / f_{C}\right)=100: 1 \end{aligned}$ |  |  | $\begin{gathered} <\mathrm{f}_{\mathrm{CLK}} \\ <\mathrm{f}_{\mathrm{CLK}} / 2 \end{gathered}$ |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |
| Maximum flck | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=\text { Single } 5 \mathrm{~V} \text { (Pins } 3 \text { and } 5 \text { at } 2 \mathrm{~V} \text { ) } \\ & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ |  | MHz <br> MHz <br> MHz |
| Clock Feedthrough ( $\mathrm{f}=\mathrm{f}_{\text {CLK }}$ ) | $50: 1, \pm 5 \mathrm{~V}$, Input at GND |  |  | 100 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Wideband Noise <br> ( $1 \mathrm{~Hz} \leq \mathrm{f}<\mathrm{f}_{\text {CLK }}$ ) | $\begin{aligned} & V_{S}= \pm 2.5 \mathrm{~V} \\ & V_{S}= \pm 5 \mathrm{~V} \\ & V_{S}= \pm 7.5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} 95 & \pm 5 \% \\ 105 & \pm 5 \% \\ 115 & \pm 5 \% \end{aligned}$ |  | $\mu V_{\text {RMS }}$ $\mu V_{\text {RMS }}$ $\mu V_{\text {RMS }}$ |
| Input Impedance |  |  | 35 | 55 | 90 | $\mathrm{k} \Omega$ |
| Output DC Voltage Swing (Note 4) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V} \end{aligned}$ | $\bullet \bullet$ | $\begin{array}{r}  \pm 1.25 \\ \pm 3.70 \\ \pm 5.40 \\ \hline \end{array}$ | $\begin{aligned} & \pm 1.4 \\ & \pm 3.9 \\ & \pm 6.1 \\ & \hline \end{aligned}$ |  | V V V |
| Output DC Offset | $\begin{aligned} & 50: 1, V_{S}= \pm 5 \mathrm{~V} \\ & 100: 1, V_{S}= \pm 5 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \pm 100 \\ & \pm 100 \end{aligned}$ | $\pm 220$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \hline \end{aligned}$ |
| Output DC Offset TempCo | $\begin{aligned} & 50: 1, V_{S}= \pm 5 \mathrm{~V} \\ & 100: 1, V_{S}= \pm 5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & \pm 200 \\ & \pm 200 \end{aligned}$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.375 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & 2.5 \\ & 4.5 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} 4.0 \\ 4.5 \\ 7.0 \\ 8.0 \\ 11.0 \\ 12.5 \end{array}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Power Supply Range |  |  | $\pm 2.375$ |  | $\pm 8$ | V |

The $\bullet$ denotes specifications which apply over the full operating temperature range.
Note 1: Input frequencies, f , are linearly phase shifted through the filter as long as $\mathrm{f} \leq \mathrm{f}_{\mathrm{C}} ; \mathrm{f}_{\mathrm{C}}=$ cutoff frequency.
Figure 1 curve shows the typical phase response of an LTC1164-7 operating at $\mathrm{f}_{\mathrm{CLK}}=400 \mathrm{kHz}, \mathrm{f}_{\mathrm{C}}=8 \mathrm{kHz}$ and it closely matches an ideal straight line. The phase shift is described by: phase shift $=180^{\circ}-F\left(f / f_{c}\right) ; f \leq f$.
$F$ is arbitrarily called the "phase factor" expressed in degrees. The phase factor together with the specified deviation from the ideal straight line allows the calculation of the phase at a given frequency. Example: The phase shift at 7 kHz of the LTC1164-7 shown in Figure 1 is: phase shift $=180^{\circ}-434^{\circ}(7 \mathrm{kHz} / 10 \mathrm{kHz}) \pm$ nonlinearity $=-123.8^{\circ} \pm 1 \%$ or $-123.9^{\circ} \pm 1.24^{\circ}$.
Note 2: Group delay and group delay deviation are calculated from the measured phase factor and phase deviation specifications.
Note 3: The filter cutoff frequency is abbreviated as $\mathrm{f}_{\mathrm{C} \text { utoff or }} \mathrm{f}_{\mathrm{C}}$.
Note 4: The AC swing is typically $11 \mathrm{~V}_{\text {p-p, }} 7 \mathrm{~V}_{\text {P-p, }} 2.8 \mathrm{~V}_{\text {p-p }}$ for $\pm 7.5 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 2.5 \mathrm{~V}$ supply respectively. For more information refer to the THD + Noise vs Input graphs.


Figure 1. Phase Response in the Passband (Note 1)

TYPICAL PERFORMANCE CHARACTERISTICS


$1164-7607$


1164-7 G08

## TYPICAL PERFORMANCE CHARACTERISTICS



1164-7 G09

## Passband Gain vs Frequency



1164-7 G12



1164-7 G10


Passband Gain vs Frequency and $\mathrm{f}_{\mathrm{CLK}}$


1264-7 G14


1164-7 G17


Delay vs Frequency and $\mathrm{f}_{\mathrm{CLK}}$


1264-7 G13
1164-7 G11

TYPICAL PERFORMANCE CHARACTERISTICS


THD + Noise vs Frequency


1164-7 G21

THD + Noise vs Input


THD + Noise vs Frequency


1164-7 G19

THD + Noise vs Input


Phase Matching vs Frequency


THD + Noise vs Frequency


1164-7 G20

THD + Noise vs Input


Power Supply Current vs Power Supply Voltage


## TYPICAL PERFORMANCE CHARACTERISTICS

Table 1. Passband Gain and Phase
$V_{S}= \pm 7.5 \mathrm{~V}$, Ratio $=50: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathbf{f}_{\text {CLK }}=\mathbf{2 5 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.085 | 180.00 |
| 1.250 | -0.085 | 71.51 |
| 2.500 | -0.261 | -37.31 |
| 3.750 | -1.092 | -146.38 |
| 5.000 | -3.647 | -255.45 |
| $\mathbf{f}_{\text {CLK }}=500 \mathrm{kHz}$ (Typical Unit) |  |  |
| 0.000 | -0.091 | 180.00 |
| 2.500 | -0.091 | 71.36 |
| 5.000 | -0.251 | -37.57 |
| 7.500 | -1.028 | -146.78 |
| 10.000 | -3.488 | -256.16 |
| $\mathbf{f}_{\text {CLK }}=750 \mathrm{kHz}$ (Typical Unit) |  |  |
| 0.000 | -0.106 | 180.00 |
| 3.750 | -0.106 | 71.26 |
| 7.500 | -0.264 | -37.65 |
| 11.250 | -0.943 | -146.88 |
| 15.000 | -3.206 | -256.58 |
| $\mathbf{f}_{\text {CLK }}=\mathbf{1 M H z}$ (Typical Unit) |  |  |
| 0.000 | -0.131 | 180.00 |
| 5.000 | -0.131 | 71.11 |
| 10.000 | -0.291 | -37.71 |
| 15.000 | -0.853 | -146.87 |
| 20.000 | -2.864 | -256.81 |

Table 3. Passband Gain and Phase
$\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$, Ratio $=50: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $f_{\text {CLK }}=\mathbf{2 5 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.071 | 180.00 |
| 1.250 | -0.071 | 71.48 |
| 2.500 | -0.243 | -37.29 |
| 3.750 | -1.068 | -146.34 |
| 5.000 | -3.609 | -255.40 |
| $\mathbf{f}_{\text {CLK }}=500 \mathrm{kHz}$ (Typical Unit) |  |  |
| 0.000 | -0.081 | 180.00 |
| 2.500 | -0.081 | 71.35 |
| 5.000 | -0.236 | -37.52 |
| 7.500 | -0.981 | -146.71 |
| 10.000 | -3.371 | -256.13 |
| $\mathbf{f}_{\text {CLK }}=750 \mathrm{kHz}$ (Typical Unit) |  |  |
| 0.000 | -0.105 | 180.00 |
| 3.750 | -0.105 | 71.26 |
| 7.500 | -0.261 | -37.62 |
| 11.250 | -0.883 | -146.80 |
| 15.000 | -3.008 | -256.57 |
| $\mathbf{f}_{\text {CLK }}=\mathbf{1 M H z}$ (Typical Unit) |  |  |
| 0.000 | -0.134 | 180.00 |
| 5.000 | -0.134 | 70.99 |
| 10.000 | -0.292 | -37.75 |
| 15.000 | -0.771 | -146.83 |
| 20.000 | -2.571 | -256.88 |

Table 2. Passband Gain and Phase
$V_{S}= \pm 7.5 \mathrm{~V}$, Ratio $=100: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}=\mathbf{2 5 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.201 | 180.00 |
| 0.625 | -0.201 | 71.39 |
| 1.250 | -0.227 | -36.79 |
| 1.875 | -2.075 | -143.66 |
| 2.500 | -5.205 | -247.79 |


| $\mathbf{f}_{\text {CLK }} \mathbf{= 5 0 0 k H z}$ (Typical Unit) |  |  |
| :---: | ---: | ---: |
| 0.000 | -0.176 | 180.00 |
| 1.250 | -0.176 | 71.34 |
| 2.500 | -0.645 | -36.88 |
| 3.750 | -1.945 | -143.93 |
| 5.000 | -5.032 | -248.52 |


| $\mathbf{f}_{\text {CLK }}=\mathbf{7 5 0 k H z}$ (Typical Unit) |  |  |
| :---: | ---: | ---: |
| 0.000 | -0.161 | 180.00 |
| 1.875 | -0.161 | 71.32 |
| 3.750 | -0.574 | -37.04 |
| 5.625 | -1.789 | -144.45 |
| 7.500 | -4.779 | -249.82 |

$\mathrm{f}_{\mathrm{CLK}}=1 \mathrm{MHz}$ (Typical Unit)

| 0.000 | -0.157 | 180.00 |
| ---: | ---: | ---: |
| 2.500 | -0.157 | 71.23 |
| 5.000 | -0.538 | -37.28 |
| 7.500 | -1.666 | -145.02 |
| 10.000 | -4.527 | -251.13 |

Table 4. Passband Gain and Phase
$V_{S}= \pm 5 V$, Ratio $=100: 1, T_{A}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathbf{f}_{\text {CLK }}=\mathbf{2 5 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.189 | 180.00 |
| 0.625 | -0.189 | 71.39 |
| 1.250 | -0.707 | -36.75 |
| 1.875 | -2.048 | -143.60 |
| 2.500 | -5.711 | -247.74 |
| $\mathbf{f}_{\text {CLK }}=500 \mathrm{kHz}$ (Typical Unit) |  |  |
| 0.000 | -0.159 | 180.00 |
| 1.250 | -0.159 | 71.35 |
| 2.500 | -0.603 | -36.85 |
| 3.750 | -1.872 | -144.00 |
| 5.000 | -4.926 | -248.80 |


| $\mathfrak{f}_{\text {CLK }}=750 \mathrm{kHz}$ (Typical Unit) |  |  |
| :---: | :---: | :---: |
| 0.000 | -0.149 | 180.00 |
| 1.875 | -0.149 | 71.28 |
| 3.750 | -0.536 | -37.13 |
| 5.625 | -1.704 | -144.72 |
| 7.500 | -4.621 | -250.48 |
| $\mathbf{f}_{\text {CLK }}=\mathbf{1 M H z}$ (Typical Unit) |  |  |
| 0.000 | -0.151 | 180.00 |
| 2.500 | -0.151 | 71.10 |
| 5.000 | -0.511 | -37.52 |
| 7.500 | -1.581 | -145.45 |
| 10.000 | -4.336 | -252.01 |

## TYPICAL PGRFORMANCE CHARACTERISTICS

Table 5. Passband Gain and Phase
$V_{S}=$ Single 5V, Ratio $=50: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}=\mathbf{2 5 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.085 | 180.00 |
| 1.250 | -0.085 | 71.54 |
| 2.500 | -0.252 | -37.15 |
| 3.750 | -1.056 | -146.12 |
| 5.000 | -3.562 | -255.22 |
| $\mathrm{f}_{\text {CLK }}=500 \mathrm{kHz}$ (Typical Unit) |  |  |
| 0.000 | -0.101 | 180.00 |
| 2.500 | -0.101 | 71.39 |
| 5.000 | -0.251 | -37.38 |
| 7.500 | -0.947 | -146.44 |
| 10.000 | -3.252 | -256.02 |

$\mathrm{f}_{\text {CLK }}=750 \mathrm{kHz}$ (Typical Unit)

| 0.000 | -0.133 | 180.00 |
| ---: | ---: | ---: |
| 3.750 | -0.133 | 71.16 |
| 7.500 | -0.291 | -37.56 |
| 11.250 | -0.826 | -146.55 |
| 15.000 | -2.789 | -256.52 |
| $\mathbf{1 M H z}$ (Typical Unit) |  |  |
| 0.000 | -0.162 | 180.00 |
| 5.000 | -0.162 | 70.89 |
| 10.000 | -0.307 | -37.78 |
| 15.000 | -0.647 | -146.67 |
| 20.000 | -2.201 | -257.06 |

Table 6. Passband Gain and Phase
$V_{S}=$ Single $5 V$, Ratio $=100: 1, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| FREQUENCY (kHz) | GAIN (dB) | PHASE (DEG) |
| :---: | :---: | :---: |
| $\mathbf{f}_{\text {CLK }}=\mathbf{2 5 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.283 | 180.00 |
| 0.625 | -0.283 | 71.35 |
| 1.250 | -0.999 | -37.01 |
| 1.875 | -2.143 | -143.96 |
| 2.500 | -5.271 | -248.03 |
| $\mathbf{f}_{\text {CLK }}=\mathbf{5 0 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.252 | 180.00 |
| 1.250 | -0.252 | 71.28 |
| 2.500 | -0.676 | -37.16 |
| 3.750 | -1.917 | -144.46 |
| 5.000 | -4.936 | -249.40 |
| $\mathbf{f}_{\text {CLK }}=\mathbf{7 5 0 k H z}$ (Typical Unit) |  |  |
| 0.000 | -0.231 | 180.00 |
| 1.875 | -0.231 | 70.94 |
| 3.750 | -0.603 | -37.72 |
| 5.625 | -1.704 | -145.55 |
| 7.500 | -4.535 | -251.81 |
| $\mathbf{f} \mathbf{C L K}=\mathbf{1 M H z}$ (Typical Unit) |  |  |
| 0.000 | -0.212 | 180.00 |
| 2.500 | -0.212 | 70.83 |
| 5.000 | -0.532 | -38.11 |
| 7.500 | -1.497 | -146.47 |
| 10.000 | -4.115 | -253.92 |

## PIn fUnCTIOnS

## Power Supply Pins $(4,12)$

The $\mathrm{V}^{+}$(pin 4) and the $\mathrm{V}^{-}$(pin 12) should each be bypassed with a $0.1 \mu \mathrm{~F}$ capacitor to an adequate analog ground. The filter's power supplies should be isolated from other digital or high voltage analog supplies. A low noise linear supply is recommended. Using a switching power supply will lower the signal-to-noise ratio of the filter. The supply during power-up should have a slew rate less than $1 \mathrm{~V} / \mu \mathrm{s}$. When $\mathrm{V}^{+}$is applied before $\mathrm{V}^{-}$and $\mathrm{V}^{-}$is allowed to go above ground, a signal diode should clamp $\mathrm{V}^{-}$to prevent latch-up. Figures 2 and 3 show typical connections for dual and single supply operation.

## Clock Input Pin (11)

Any TTL or CMOS clock source with a square-wave output and $50 \%$ duty cycle ( $\pm 10 \%$ ) is an adequate clock source
for the device. The power supply for the clock source should not be the filter's power supply. The analog ground for the filter should be connected to clock's ground at a single point only. Table 7 shows the clock's low and high level threshold values for dual or single supply operation. A pulse generator can be used as a clock source provided the high level ON time is greater than $0.5 \mu \mathrm{~s}$. Sine waves are not recommended for clock input frequencies less than 100 kHz , since excessively slow clock rise or fall times generate internal clock jitter (maximum clock rise or fall time $\leq 1 \mu \mathrm{~s}$ ). The clock signal should be routed from the right side of the IC package and perpendicular to it to avoid coupling to any input or output analog signal path. A 1 k resistor between clock source and pin 11 will slow down the rise and fall times of the clock to further reduce charge coupling (Figures 2 and 3).

## PIn functions

Table 7. Clock Source High and Low Threshold Levels

| POWER SUPPLY | HIGH LEVEL | LOW LEVEL |
| :--- | :---: | :---: |
| Dual Supply $= \pm 7.5 \mathrm{~V}$ | $\geq 2.18 \mathrm{~V}$ | $\leq 0.5 \mathrm{~V}$ |
| Dual Supply $= \pm 5 \mathrm{~V}$ | $\geq 1.45 \mathrm{~V}$ | $\leq 0.5 \mathrm{~V}$ |
| Dual Supply $= \pm 2.5 \mathrm{~V}$ | $\geq 0.73 \mathrm{~V}$ | $\leq-2.0 \mathrm{~V}$ |
| Single Supply $=12 \mathrm{~V}$ | $\geq 7.80 \mathrm{~V}$ | $\leq 6.5 \mathrm{~V}$ |
| Single Supply $=5 \mathrm{~V}$ | $\geq 1.45 \mathrm{~V}$ | $\leq 0.5 \mathrm{~V}$ |



Figure 2. Dual Supply Operation for an $\mathrm{f}_{\mathrm{CLK}} / \mathrm{f}_{\text {Cutoff }}=50: 1$


Figure 3. Single Supply Operation for an fcLk/fcutoff $=50: 1$
and 5 should be biased at $1 / 2$ supply and should be bypassed to the analog ground plane with at least a $1 \mu \mathrm{~F}$ capacitor (Figure 3). For single 5V operation at the highest $\mathrm{f}_{\text {CLK }}$ of 2 MHz , pins 3 and 5 should be biased at 2 V . This minimizes passband gain and phase variations.

## Ratio Input Pin (10)

The DC level at this pin determines the ratio of the clock frequency to the cutoff frequency of the filter. Pin 10 at $\mathrm{V}^{+}$ gives a $50: 1$ ratio and pin 10 at $\mathrm{V}^{-}$gives a 100:1 ratio. For single supply operation the ratio is $50: 1$ when pin 10 is at $V^{+}$and $100: 1$ when pin 10 is at ground. When pin 10 is not tied to ground, it should be bypassed to analog ground with a $0.1 \mu \mathrm{~F}$ capacitor. If the DC level at pin 10 is switched mechanically or electrically at slew rates greater than $1 \mathrm{~V} / \mu \mathrm{s}$ while the device is operating, a 10 k resistor should be connected between pin 10 and the DC source.

## Filter Input Pin (2)

The input pin is connected internally through a 50 k resistor tied to the inverting input of an op amp.

## Filter Output Pins (9, 6)

Pin 9 is the specified output of the filter; it can typically source/sink 1mA. Driving coaxial cables or resistive loads less than 20k will degrade the total harmonic distortion of the filter. When evaluating the device's distortion an output buffer is required. A noninverting buffer, Figure 4, can be used provided that its input common-mode range is well within the filter's output swing. Pin 6 is an intermediate filter output providing an unspecified 6th order lowpass filter. Pin 6 should not be loaded.

## Analog Ground Pins $(3,5)$

The filter performance depends on the quality of the analog signal ground. For either dual or single supply operation, an analog ground plane surrounding the package is recommended. The analog ground plane should be connected to any digital ground at a single point. For dual supply operation, pins 3 and 5 should be connected to the analog ground plane. For single supply operation, pins 3


Figure 4. Buffer for Filter Output

## PIn functions

External Connection Pins $(7,14)$

Pins 7 and 14 should be connected together. In a printed circuit board the connection should be done under the IC package through a short trace surrounded by the analog ground plane.

NC Pins $(1,8,13)$

Pins 1, 8 and 13 are not connected to any internal circuit point on the device and should be preferably tied to analog ground.

## APPLICATIONS INFORMATION

## Clock Feedthrough

Clock feedthrough is defined as the RMS value of the clock frequency and its harmonics that are present at the filter's output pin (9). The clock feedthrough is tested with the input pin (2) grounded and it depends on PC board layout and on the value of the power supplies. With proper layout techniques the values of the clock feedthrough are shown in Table 8.

## Table 8. Clock Feedthrough

| V $_{\boldsymbol{S}}$ | $\mathbf{5 0 : 1}$ | $\mathbf{1 0 0 : 1}$ |
| :--- | :---: | :---: |
| Single 5 V | $70 \mu \mathrm{~V}_{\text {RMS }}$ | $70 \mu V_{\text {RMS }}$ |
| $\pm 5 \mathrm{~V}$ | $100 \mu V_{\text {RMS }}$ | $200 \mu V_{\text {RMS }}$ |
| $\pm 7.5 \mathrm{~V}$ | $120 \mu V_{\text {RMS }}$ | $500 \mu \mathrm{~V}_{\text {RMS }}$ |

Note: The clock feedthrough at Single 5 V is imbedded in the wideband noise of the filter. The clock waveform is a square wave.

Any parasitic switching transients during the rise and fall edges of the incoming clock are not part of the clock feedthrough specifications. Switching transients have frequency contents much higher than the applied clock; their amplitude strongly depends on scope probing techniques as well as grounding and power supply bypassing. The clock feedthrough, if bothersome, can be greatly reduced by adding a simple R/C lowpass network at the output of the filter pin (9). This R/C will completely eliminate any switching transients.

## Wideband Noise

The wideband noise of the filter is the total RMS value of the device's noise spectral density and it is used to determine the operating signal-to-noise ratio. Most of its frequency contents lie within the filter's passband and cannot be reduced with post filtering. For instance, the

LTC1164-7 wideband noise at $\pm 5 \mathrm{~V}$ supply is $105 \mu \mathrm{~V}_{\text {RMS }}$, $95 \mu V_{\text {RMS }}$ of which have frequency contents from DC up to the filter's cutoff frequency. The total wideband noise ( $\mu \mathrm{V}_{\mathrm{RMS}}$ ) is nearly independent of the value of the clock. The clock feedthrough specifications are not part of the wideband noise.

## Speed Limitations

The LT1164-7 optimizes AC performance vs power consumption. To avoid op amp slew rate limiting at maximum clock frequencies, the signal amplitude should be kept below a specified level as shown in Table 9.

## Table 9. Maximum $\mathbf{V}_{\text {IN }}$ Vs $\mathbf{V}_{\text {S }}$ and Clock

| POWER SUPPLY | MAXIMUM fCLK | MAXIMUM VIN |
| :---: | :---: | :---: |
| $\pm 7.5 \mathrm{~V}$ | 1 MHz | $\begin{aligned} & 2.0 V_{\text {RMS }}\left(f_{\mathrm{INN}_{N}}>2 \mathrm{kHz}\right) \\ & 0.7 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}}>250 \mathrm{kHz}\right) \\ & \hline \end{aligned}$ |
| $\pm 5 \mathrm{~V}$ | 1MHz | $\begin{aligned} & 1.4 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}}>20 \mathrm{kHz}\right) \\ & 0.5 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}}>100 \mathrm{kHz}\right) \end{aligned}$ |
| Single 5V | 1 MHz | $0.5 \mathrm{~V}_{\text {RMS }}\left(\mathrm{f}_{\mathrm{IN}}>100 \mathrm{kHz}\right)$ |

Table 10. Transient Response of LTC Lowpass Filters

|  | DELAY <br> TIME $^{*}$ <br> (SEC) | RISE <br> TIME $^{* *}$ <br> (SEC) | SETTLING <br> TIME $^{* * *}$ <br> (SEC | OVER- <br> SHOOT |
| :--- | :---: | :---: | :---: | :---: |
| $(\%)$ |  |  |  |  |

[^0]
## APPLICATIONS INFORMATION

## Transient Response



RISE TIME $\left(t_{r}\right)=\frac{0.39}{f_{\text {CUTOFF }}} \pm 5 \%$
SETTLING TIME $\left(\mathrm{t}_{\mathrm{s}}\right)=\frac{2.2}{\mathrm{f}_{\text {CUTOFF }}} \pm 5 \%$
(TO $1 \%$ of OUTPUT)
10 1\% of OUTPUT)
TIME DELAY $\left(\mathrm{t}_{\mathrm{d}}\right)=$ GROUP DELAY $\approx \frac{1.2}{\mathrm{f}_{\text {CUTOFF }}}$
$($ TO 50\% OF OUTPUT $)$
${ }^{1164-7} 506$
Figure 6.

## Aliasing

Aliasing is an inherent phenomenon of sampled data systems and it occurs when input frequencies close to the sampling frequency are applied. For the LTC1164-7 case at 100:1, an input signal whose frequency is in the range of $\mathrm{f}_{\mathrm{CLK}} \pm 3 \%$, will be aliased back into the filter's passband.

If, for instance, an LTC1164-7 operating with a 100 kHz clock and 1 kHz cutoff frequency receives a 98 kHz 10 mV input signal, a $2 \mathrm{kHz}, 143 \mu \mathrm{~V}_{\text {RMS }}$ alias signal will appear at its output. When the LTC1164-7 operates with a clock-tocutoff frequency of $50: 1$, aliasing occurs at twice the clock frequency. Table 11 shows details.

Table 11. Aliasing ( $\mathrm{f}_{\mathrm{CLK}}=\mathbf{1 0 0 k H z}$ )

| INPUT FREQUENCY $\begin{gathered} \left(V_{I N}=1 V_{\text {RMS }},\right. \\ \left.f_{I N}=f_{C L K} \pm f_{\text {OUT }}\right) \end{gathered}$ (kHz) | OUTPUT LEVEL (Relative to Input, $\mathrm{OdB}=1 \mathrm{~V}_{\text {RMS }}$ ) (dB) | OUTPUT FREQUENCY <br> (Aliased Frequency $\begin{gathered} \mathrm{f}_{\text {OUT }}=\underset{(\mathrm{kHz})}{\left.\operatorname{ABS}\left[\mathrm{f}_{\mathrm{LLK}} \pm \mathrm{f}_{\mathrm{IN}}\right]\right)} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: |
| 50:1, $\mathrm{f}_{\text {Cutoff }}=2 \mathrm{kHz}$ |  |  |
| 190 (or 210) | -76.1 | 10.0 |
| 195 (or 205) | -51.9 | 5.0 |
| 196 (or 204) | -36.3 | 4.0 |
| 197(or 203) | -18.4 | 3.0 |
| 198 (or 202) | -3.0 | 2.0 |
| 199.5 (or 200.5) | -0.2 | 0.5 |
| 100:1, $\mathrm{f}_{\text {CUTOFF }}=1 \mathrm{kHz}$ |  |  |
| 97 (or 103) | -74.2 | 3.0 |
| 97.5 (or 102.5) | -53.2 | 2.5 |
| 98 (or 102) | -36.9 | 2.0 |
| 98.5 (or 101.5) | -19.6 | 1.5 |
| 99 (or 101) | -5.2 | 1.0 |
| 99.5 (or 100.5) | -0.7 | 0.5 |



Figure 7. Eye Diagram

## LTC1164-7

PACKAGE DESCRIPTION Dimensions in incteses mililimeters) unless othemivis noled.

> J Package
> 14-Lead Ceramic DIP


## N Package <br> 14-Lead Plastic DIP



S Package
16-Lead Plastic SOL


PIN 1 IDENT, NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.


[^0]:    * To $50 \% \pm 5 \%$, ** $10 \%$ to $90 \% \pm 5 \%$, *** To $1 \% \pm 0.5 \%$

