

LatticeECP/EC Family Handbook



# LatticeECP/EC Family Handbook Table of Contents

June 2004

## Section I. LatticeECP/EC Family Data Sheet

| Introduction                                    |  |
|-------------------------------------------------|--|
| Features                                        |  |
| Introduction                                    |  |
| Architecture                                    |  |
| Architecture Overview                           |  |
| PFU and PFF Blocks                              |  |
| Slice                                           |  |
| Routing                                         |  |
| Clock Distribution Network                      |  |
| Primary Clock Sources                           |  |
| Clock Routing                                   |  |
| sysCLOCK Phase Locked Loops (PLLs)              |  |
| sysMEM Memory                                   |  |
| sysMEM Memory Block                             |  |
| Bus Size Matching                               |  |
| RAM Initialization and ROM Operation            |  |
| Memory Cascading                                |  |
| Single, Dual and Pseudo-Dual Port Modes         |  |
| Memory Core Reset                               |  |
| sysDSP Block                                    |  |
| sysDSP Block Approach Compare to General DSP    |  |
| sysDSP Block Capabilities                       |  |
| MULT sysDSP Element                             |  |
| MAC sysDSP Element                              |  |
| MULTADD sysDSP Element                          |  |
| MULTADDSUM sysDSP Element                       |  |
| Clock, Clock Enable and Reset Resources         |  |
| Signed and Unsigned with Different Widths       |  |
| OVERFLOW Flag from MAC                          |  |
| ispLEVER Module Manager                         |  |
| Optimized DSP Functions                         |  |
| Resources Available in the LatticeECP Family    |  |
| DSP Performance of the LatticeECP Family        |  |
| Programmable I/O Cells (PIC)                    |  |
| PIO                                             |  |
| DDR Memory Support.                             |  |
| DLL Calibrated DQS Delay Block                  |  |
| Polarity Control Logic                          |  |
| sysIO Buffer                                    |  |
| sysIO Buffer Banks                              |  |
| Supported Standards                             |  |
| Hot Socketing                                   |  |
| Configuration and Testing                       |  |
| IEEE 1149.1-Compliant Boundary Scan Testability |  |
| Device Configuration                            |  |
| Internal Logic Analyzer Capability (ispTRACY)   |  |
| External Resistor                               |  |

© 2004 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

| Oscillator                                                       |     |
|------------------------------------------------------------------|-----|
| Density Shifting                                                 |     |
| DC and Switching Characteristics                                 |     |
| Absolute Maximum Ratings                                         |     |
| Recommended Operating Conditions                                 |     |
| Hot Socketing Specifications                                     |     |
| DC Electrical Characteristics                                    |     |
| Supply Current (Standby)                                         |     |
| Initialization Supply Current                                    |     |
| sysIO Recommended Operating Conditions                           |     |
| sysIO Single-Ended DC Electrical Characteristics                 |     |
| sysIO Differential Electrical Characteristics                    |     |
| LVDS                                                             |     |
| Differential HSTL and SSTL                                       |     |
| BLVDS                                                            |     |
| LVPECL                                                           |     |
| RSDS                                                             |     |
| 5V Tolerant Input Buffer                                         |     |
| Typical Building Block Function Performance                      |     |
| Pin-to-Pin Performance (LVCMOS25 12mA Drive)                     |     |
| Register-to-Register Performance                                 |     |
| Derating Timing Tables                                           |     |
| LatticeECP/EC External Switching Characteristics                 |     |
| LatticeECP/EC Internal Timing Parameters                         |     |
| Timing Diagrams                                                  |     |
| PFU Timing Diagrams                                              |     |
| EBR Memory Timing Diagrams                                       |     |
| LatticeECP/EC Family Timing Adders                               |     |
| sysCLOCK PLL Timing                                              |     |
| LatticeECP/EC sysCONFIG Port Timing Specifications               |     |
| JTAG Port Timing Specifications                                  |     |
| Switching Test Conditions                                        |     |
| Pinout Information                                               |     |
| Signal Descriptions                                              |     |
| LFEC20/LFECP20 Pin Information Summary                           |     |
| LFEC20/LFECP20 Power Supply and NC Connections                   |     |
| LFEC20/LFECP20 Logic Signal Connections: 484 & 672 fpBGA         |     |
| Ordering Information                                             |     |
| Part Number Description                                          |     |
| Ordering Information                                             | 5-1 |
| Supplemental Information                                         |     |
| For Further Information                                          | 6-1 |
| Section II. LatticeECP/EC Family Technical Notes                 |     |
| LatticeECP/EC sysIO Usage Guide                                  |     |
| Introduction                                                     |     |
| sysIO Buffer Overview                                            |     |
| Supported sysIO Standards                                        |     |
| sysIO Banking Scheme                                             |     |
| V <sub>CCIO</sub> (1.2V/1.5V/1.8V/2.5V/3.3V)                     |     |
| V <sub>CCAUX</sub> (3.3V)                                        |     |
| V <sub>CCJ</sub> (1.2V/1.5V/1.8V/2.5V/3.3V)                      |     |
| Input Reference Voltage (V <sub>REF1</sub> , V <sub>REF2</sub> ) |     |
| V <sub>REF1</sub> for DDR Memory Interface                       |     |
| Mixed Voltage Support in a Bank                                  | 7-4 |

| sysIO Standards Supported in Each Bank                                     | 7-5  |
|----------------------------------------------------------------------------|------|
| LVCMOS Buffer Configurations                                               |      |
| Programmable Pull-up/Pull-Down/Buskeeper                                   | 7-5  |
| Programmable Drive                                                         |      |
| Programmable Slew Rate                                                     |      |
| Open Drain Control                                                         |      |
| Differential SSTL and HSTL Support                                         |      |
| PCI Support                                                                |      |
| Programmable Input Delay                                                   |      |
| 5V Tolerant Input Buffers                                                  |      |
| Software sysIO Attributes                                                  |      |
| IO TYPE                                                                    |      |
| DRIVE                                                                      |      |
| PULLMODE                                                                   |      |
| PCICLAMP                                                                   |      |
| SLEWRATE                                                                   |      |
| FIXEDELAY                                                                  |      |
| DIN/DOUT                                                                   |      |
| LOC                                                                        |      |
| Design Considerations and Usage                                            |      |
| Banking Rules                                                              |      |
| Differential I/O Rules                                                     |      |
|                                                                            |      |
| Assigning V <sub>REF</sub> / V <sub>REF</sub> Groups for Referenced Inputs |      |
| Differential I/O Implementation                                            |      |
|                                                                            |      |
|                                                                            |      |
| BLVDS                                                                      |      |
| RSDS                                                                       |      |
| Differential SSTL and HSTL                                                 |      |
| Technical Support Assistance                                               |      |
| Appendix A. HDL Attributes for Synplicity and Exemplar                     |      |
| VHDL Synplicity/Exemplar                                                   |      |
| Syntax                                                                     |      |
| Examples                                                                   |      |
| Verilog Synplicity                                                         |      |
| Syntax                                                                     |      |
| Examples                                                                   |      |
| Verilog Exemplar                                                           |      |
| Syntax                                                                     | 7-15 |
| Example                                                                    |      |
| Appendix B. sysIO Attributes Using Preference Editor User Interface        |      |
| Appendix C. sysIO Attributes Using Preference File (ASCII file)            | 7-17 |
| IOBUF                                                                      | 7-17 |
| LOCATE                                                                     | 7-17 |
| USE DIN CELL                                                               | 7-18 |
| USE DOUT CELL                                                              |      |
| PGROUP VREF                                                                | 7-18 |
| Memory Usage Guide for LatticeECP/EC Devices                               |      |
| Introduction                                                               |      |
| Utilizing the Module Manager                                               |      |
| Module Manager Flow                                                        |      |
| Utilizing the PMI                                                          |      |
| Memory Modules                                                             |      |
| Single Port RAM (RAM_DQ) – EBR Based                                       |      |
| $ \cdot$ $ \cdot$                                                          |      |

| THE DESCRIPTION OF TRUES FOR DESCRIPTION                          | 0.7  |
|-------------------------------------------------------------------|------|
| True Dual Port RAM (RAM_DP_TRUE) – EBR Based                      |      |
| Pseudo Dual Port RAM (RAM_DP) – EBR-Based                         |      |
| Read Only Memory (ROM) – EBR Based                                |      |
| First In First Out (FIFO, FIFO_DC) – EBR Based                    |      |
| Distributed Single Port RAM (Distributed_SPRAM) – PFU Based       |      |
| Distributed Dual Port RAM (Distributed_DPRAM) – PFU Based         |      |
| Distributed ROM (Distributed_ROM) – PFU Based                     |      |
| Initializing Memory                                               |      |
| Initialization File Format                                        |      |
| Technical Support Assistance                                      |      |
| Appendix A. Attribute Definitions                                 |      |
| DATA_WIDTH                                                        |      |
| REGMODE                                                           |      |
| RESETMODE                                                         |      |
| CSDECODE                                                          |      |
| WRITEMODE                                                         |      |
| GSR                                                               |      |
| LatticeECP/EC DDR Usage Guide                                     |      |
| Introduction                                                      |      |
| Generic DDR Implementation                                        |      |
| DDR SDRAM Interfaces Overview                                     |      |
| Implementing DDR Memory Interfaces with the LatticeECP/EC Devices |      |
| DQ-DQS Grouping                                                   |      |
| DDR Software Primitives and Related Attributes                    |      |
| Memory Read Implementation                                        |      |
| Memory Write Implementation                                       |      |
| Design Rules/Guidelines                                           |      |
| Technical Support Assistance                                      |      |
| Appendix A. Verilog Example of DDR Input and Output Modules       |      |
| DDR Input Module                                                  |      |
| DDR Output Module                                                 |      |
| Appendix B. VHDL Example of a DDR Memory Interface Using          |      |
| LatticeECP/EC Devices                                             |      |
| DDR Input Module                                                  |      |
| DDR Output Module                                                 |      |
| Appendix C. List of Compatible DDR SDRAM                          |      |
| LatticeECP/EC sysCLOCK PLL Design and Usage Guide                 |      |
| Introduction                                                      | 10-1 |
| Features                                                          |      |
| Functional Description                                            |      |
| PLL Divider and Delay Blocks                                      |      |
| PLL Inputs and Outputs                                            |      |
| PLL Attributes                                                    |      |
| LatticeECP/EC PLL Primitive Definitions                           |      |
| PLL Attributes Definitions                                        |      |
| Dynamic Delay Adjustment (for EHXPLLB only)                       |      |
| Equations for Generating Input and Output Frequency Ranges        |      |
| f <sub>VCO</sub> Constraint                                       |      |
| f <sub>PED</sub> Constraint                                       |      |
| Example                                                           |      |
|                                                                   |      |
| PLL Usage in Module Manager and HDL                               |      |
| Including sysCLOCK PLLs in a Design                               |      |
| Module Manager Usage                                              |      |
| Direct Instantiation Into Source Code                             |      |

| Technical Support Assistance                                                |  |
|-----------------------------------------------------------------------------|--|
| Appendix A. Source Code Examples Generated by Module Manager                |  |
| EPLLB Module (Verilog)                                                      |  |
| EPLLB Module (VHDL)                                                         |  |
| EHXPLLB Module (Verilog)                                                    |  |
| EHXPLLB Module (VHDL)                                                       |  |
| Appendix B. A Complete Project Example with Test Bench for Modelsim in VHDL |  |
| Top Module                                                                  |  |
| PLL Module                                                                  |  |
| Test Bench                                                                  |  |
| LatticeECP-DSP sysDSP Usage Guide                                           |  |
| Introduction                                                                |  |
| sysDSP Block Hardware                                                       |  |
| Overview                                                                    |  |
| sysDSP Block Software                                                       |  |
| Overview                                                                    |  |
| Targeting the sysDSP Block Using the Module/IP Manager                      |  |
| Targeting the sysDSP Block Using by Inference                               |  |
| Targeting the sysDSP Block using Simulink                                   |  |
| Targeting the sysDSP Block by Instantiating Primitives                      |  |
| sysDSP Blocks in the Report File                                            |  |
| MAP Report File                                                             |  |
| Post PAR Report File                                                        |  |
| Technical Support Assistance                                                |  |
| Appendix A. DSP Block Primitives                                            |  |
| MULT36X36 Primitive                                                         |  |
| MULT18X18 Primitive                                                         |  |
| MULT18X18MAC Primitive                                                      |  |
| MULT18X18ADDSUB Primitive                                                   |  |
| MULT18X18ADDSUBSUM Primitive                                                |  |
| MULT9X9 Primitive                                                           |  |
| MULT9X9MAC Primitive                                                        |  |
| MULT9X9ADDSUB Primitive                                                     |  |
| MULT9X9ADDSUBSUM Primitive                                                  |  |
| Estimating Power Using the Power Calculator for LatticeECP/EC Devices       |  |
| Introduction                                                                |  |
| Power Calculator Hardware Assumptions                                       |  |
| Power Calculator                                                            |  |
| Power Calculator Equations                                                  |  |
| Starting the Power Calculator                                               |  |
| Starting a Power Calculator Project                                         |  |
| Power Calculator Main Window                                                |  |
| Power Calculator Wizard                                                     |  |
| Power Calculator – Creating a New Project Without the NCD File              |  |
| Power Calculator – Creating a New Project With the NCD File                 |  |
| Power Calculator – Open Existing Project                                    |  |
| Power Calculator – Total Power                                              |  |
| Activity Factor Calculation                                                 |  |
| Ambient and Junction Temperature and Airflow                                |  |
| Managing Power Consumption                                                  |  |
| Power Calculator Assumptions                                                |  |
| Technical Support Assistance                                                |  |
| LatticeECP/EC sysCONFIG Usage Guide                                         |  |
| Introduction                                                                |  |

| Configuration Pins                              | 13-1  |
|-------------------------------------------------|-------|
| Dedicated Control Pins                          |       |
| Dual-Purpose sysCONFIG Pins                     |       |
| ispJTAG Pins                                    |       |
| Configuration and JTAG Pin Physical Description |       |
| Configuration Modes                             |       |
| Configuration Options                           |       |
| SPI3 Mode                                       |       |
| SPIX Mode                                       |       |
| Master Serial Mode                              |       |
| Slave Serial Mode                               |       |
| Master Parallel Mode                            |       |
| Slave Parallel Mode                             |       |
| ispJTAG Mode                                    |       |
| Configuration Flow                              |       |
| Clearing the Configuration Memory               |       |
| Loading the Configuration Memory                |       |
| Wake Up the Device                              |       |
| Read Back                                       |       |
| Read Sequence                                   |       |
| Software Control                                |       |
| Persistence                                     |       |
| Configuration Mode                              |       |
| DONE Open Drain                                 |       |
| DONE External                                   |       |
| Master Clock Selection                          | 13-16 |
| Security                                        | 13-16 |
| Wake-up Sequence                                | 13-16 |
| Wake On Lock                                    | 13-16 |
| Wake-up Clock Selection                         | 13-17 |
| Bit Stream Compression                          |       |
| SPI3 Compatible SPI Flash Vendors               |       |
| Technical Support Assistance                    | 13-17 |



# Section I. LatticeECP/EC Family Data Sheet



# LatticeECP/EC Family Data Sheet Introduction

#### June 2004

## **Features**

- Extensive Density and Package Options
  - 1.5K to 41K LUT4s
  - 65 to 576 I/Os
  - Density migration supported
- sysDSP<sup>TM</sup> Block (LatticeECP<sup>TM</sup> Versions)
  - High performance multiply and accumulate
  - 4 to 10 blocks
    - 4 to 10 36x36 multipliers or
    - 16 to 40 18x18 multipliers or
    - 32 to 80 9x9 multipliers

#### Embedded and Distributed Memory

- 18 Kbits to 645 Kbits sysMEM<sup>™</sup> Embedded Block RAM (EBR)
- Up to 163 Kbits distributed RAM
- Flexible memory resources:
  - Distributed and block memory

#### ■ Flexible I/O Buffer

 Programmable sysIO<sup>™</sup> buffer supports wide range of interfaces:

#### Table 1-1. LatticeECP/EC Family Selection Guide

- LVCMOS 3.3/2.5/1.8/1.5/1.2
- LVTTL
- SSTL 3/2 Class I, II, SSTL18 Class I
- HSTL 18 Class I, II, III, HSTL15 Class I, III

Advance Data Sheet

- PCI
- LVDS, Bus-LVDS, LVPECL
- Dedicated DDR Memory Support
  - Implements interface up to DDR333 (166MHz)

## ■ sysCLOCK<sup>TM</sup> PLLs

- Up to 4 analog PLLs per device
- · Clock multiply, divide and phase shifting

## System Level Support

- IEEE Standard 1149.1 Boundary Scan, plus ispTRACY™ internal logic analyzer capability
- SPI boot flash interface
- 1.2V power supply

## Low Cost FPGA

- · Features optimized for mainstream applications
- Low cost TQFP and PQFP packaging

| Device                         | LFEC1 | LFEC3 | LFEC6/<br>LFECP6 | LFEC10/<br>LFECP10 | LFEC15/<br>LFECP15 | LFEC20/<br>LFECP20 | LFEC40/<br>LFECP40 |
|--------------------------------|-------|-------|------------------|--------------------|--------------------|--------------------|--------------------|
| PFU/PFF Rows                   | 12    | 16    | 24               | 32                 | 40                 | 44                 | 64                 |
| PFU/PFF Columns                | 16    | 24    | 32               | 40                 | 48                 | 56                 | 80                 |
| PFUs/PFFs                      | 192   | 384   | 768              | 1280               | 1920               | 2464               | 5120               |
| LUTs (K)                       | 1.5   | 3.1   | 6.1              | 10.2               | 15.4               | 19.7               | 41.0               |
| Distributed RAM (Kbits)        | 6     | 12    | 25               | 41                 | 61                 | 79                 | 164                |
| EBR SRAM (Kbits)               | 18    | 55    | 92               | 277                | 350                | 424                | 645                |
| EBR SRAM Blocks                | 2     | 6     | 10               | 30                 | 38                 | 46                 | 70                 |
| sysDSP Blocks <sup>1</sup>     | _     | _     | 4                | 5                  | 6                  | 7                  | 10                 |
| 18x18 Multipliers <sup>1</sup> | —     | _     | 16               | 20                 | 24                 | 28                 | 40                 |
| V <sub>CC</sub> Voltage (V)    | 1.2   | 1.2   | 1.2              | 1.2                | 1.2                | 1.2                | 1.2                |
| Number of PLLs                 | 2     | 2     | 2                | 4                  | 4                  | 4                  | 4                  |
| Packages and I/O Combination   | s:    |       | •                |                    | 1                  | I                  |                    |
| 100-pin TQFP (14 x 14 mm)      | 67    | 67    |                  |                    |                    |                    |                    |
| 144-pin TQFP (20 x 20 mm)      | 97    | 97    | 97               |                    |                    |                    |                    |
| 208-pin PQFP (28 x 28 mm)      | 112   | 145   | 147              | 147                |                    |                    |                    |
| 256-ball fpBGA (17 x 17 mm)    |       | 160   | 195              | 195                | 195                |                    |                    |
| 484-ball fpBGA (23 x 23 mm)    |       |       | 224              | 288                | 352                | 360                |                    |
| 672-ball fpBGA (27 x 27 mm)    |       |       |                  |                    |                    | 400                | 496                |
| 900-ball fpBGA (31 x 31 mm)    | 1     |       |                  |                    |                    |                    | 576                |

© 2004 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

# Introduction

The LatticeECP/EC family of FPGA devices has been optimized to deliver mainstream FPGA features at low cost. For maximum performance and value, the LatticeECP (<u>EC</u>onomy <u>Plus</u>) FPGA concept combines an efficient FPGA fabric with high-speed dedicated functions. Lattice's first family to implement this approach is the LatticeECP-DSP (<u>EC</u>onomy <u>Plus</u> <u>DSP</u>) family, providing dedicated high-performance DSP blocks on-chip. The LatticeECT<sup>M</sup> (<u>EC</u>onomy) family supports all the general purpose features of LatticeECP devices without dedicated function blocks to achieve lower cost solutions.

The Lattice-ECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os. Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prevalent in cost-sensitive applications.

The ispLEVER<sup>®</sup> design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeECP/EC family of FPGA devices. Synthesis library support for LatticeECP/EC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE<sup>™</sup> modules for the LatticeECP/EC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.



# LatticeECP/EC Family Data Sheet Architecture

June 2004

Advance Data Sheet

## **Architecture Overview**

The LatticeECP<sup>™</sup>-DSP and LatticeEC<sup>™</sup> architectures contain an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) as shown in Figures 2-1 and 2-2. In addition, LatticeECP-DSP supports an additional row of DSP blocks as shown in Figure 2-2.

There are two kinds of logic blocks, the Programmable Functional Unit (PFU) and Programmable Functional unit without RAM/ROM (PFF). The PFU contains the building blocks for logic, arithmetic, RAM, ROM and register functions. The PFF block contains building blocks for logic, arithmetic and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used per row. The PFU blocks are used on the outside rows. The rest of the core consists of rows of PFF blocks interspersed with rows of PFU blocks. For every three rows of PFF blocks there is a row of PFU blocks.

Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO interfaces. PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs. sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM or ROM.

The PFU, PFF, PIC and EBR Blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

At the end of the rows containing the sysMEM Blocks are the sysCLOCK Phase Locked Loop (PLL) Blocks. These PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeECP/EC architecture provides up to four PLLs per device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG<sup>™</sup> port which allows for serial or parallel device configuration. The LatticeECP/EC devices use 1.2V as their core voltage.

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





Figure 2-1. Simplified Block Diagram, LatticeECP/EC Device (Top Level)

Figure 2-2. Simplified Block Diagram, LatticeECP-DSP Device (Top Level)




# **PFU and PFF Blocks**

The core of the LatticeECP/EC devices consists of PFU and PFF blocks. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM and Distributed ROM functions. PFF blocks can be programmed to perform Logic, Arithmetic and ROM functions. Except where necessary, the remainder of the data sheet will use the term PFU to refer to both PFU and PFF blocks.

Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-3. All the interconnections to and from PFU blocks are from routing. There are 53 inputs and 25 outputs associated with each PFU block.

## Figure 2-3. PFU Diagram



## Slice

Each slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and some associated logic that allows the LUTs to be combined to perform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge/level clocks.

There are 14 input signals: 13 signals from routing and one from the carry-chain (from adjacent slice or PFU). There are 7 outputs: 6 to routing and one to carry-chain (to adjacent PFU). Table 2-1 lists the signals associated with each slice.

## Figure 2-4. Slice Diagram




Table 2-1. Slice Signal Descriptions

| Function | Туре             | Signal Names   | Description                                                          |
|----------|------------------|----------------|----------------------------------------------------------------------|
| Input    | Data signal      | A0, B0, C0, D0 | Inputs to LUT4                                                       |
| Input    | Data signal      | A1, B1, C1, D1 | Inputs to LUT4                                                       |
| Input    | Multi-purpose    | M0             | Multipurpose Input                                                   |
| Input    | Multi-purpose    | M1             | Multipurpose Input                                                   |
| Input    | Control signal   | CE             | Clock Enable                                                         |
| Input    | Control signal   | LSR            | Local Set/Reset                                                      |
| Input    | Control signal   | CLK            | System Clock                                                         |
| Input    | Inter-PFU signal | FCIN           | Fast Carry In <sup>1</sup>                                           |
| Output   | Data signals     | F0, F1         | LUT4 output register bypass signals                                  |
| Output   | Data signals     | Q0, Q1         | Register Outputs                                                     |
| Output   | Data signals     | OFX0           | Output of a LUT5 MUX                                                 |
| Output   | Data signals     | OFX1           | Output of a LUT6, LUT7, LUT8 <sup>2</sup> MUX depending on the slice |
| Output   | Inter-PFU signal | FCO            | For the right most PFU the fast carry chain output <sup>1</sup>      |

1. See Figure 2-3 for connection details.

2. Requires two PFUs.

#### **Modes of Operation**

Each Slice is capable of four modes of operation: Logic, Ripple, RAM and ROM. The Slice in the PFF is capable of all modes except RAM. Table 2-2 lists the modes and the capability of the Slice blocks.

#### Table 2-2. Slice Modes

|           | Logic              | Ripple                | RAM     | ROM         |
|-----------|--------------------|-----------------------|---------|-------------|
| PFU Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | SPR16x2 | ROM16x1 x 2 |
| PFF Slice | LUT 4x2 or LUT 5x1 | 2-bit Arithmetic Unit | N/A     | ROM16x1 x 2 |

**Logic Mode:** In this mode, the LUTs in each Slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any logic function with four inputs can be generated by programming this lookup table. Since there are two LUT4s per Slice, a LUT5 can be constructed within one Slice. Larger lookup tables such as LUT6, LUT7 and LUT8 can be constructed by concatenating other Slices.

**Ripple Mode:** Ripple mode allows the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each Slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Ripple mode multiplier building block
- Comparator functions of A and B inputs
- A greater-than-or-equal-to B
- A not-equal-to B
- A less-than-or-equal-to B

Two additional signals: Carry Generate and Carry Propagate are generated per Slice in this mode, allowing fast arithmetic functions to be constructed by concatenating Slices.

**RAM Mode:** In this mode, distributed RAM can be constructed using each LUT block as a 16x1-bit memory. Through the combination of LUTs and Slices, a variety of different memories can be constructed.


The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3 shows the number of Slices required to implement different distributed RAM primitives. Figure 2-5 shows the distributed memory primitive block diagrams. Dual port memories involve the pairing of two Slices, one Slice functions as the read-write port. The other companion Slice supports the read-only port. For more information on using RAM in LatticeECP/EC devices, please see details of additional technical documentation at the end of this data sheet.

#### Table 2-3. Number of Slices Required For Implementing Distributed RAM

|                  | SPR16x2 | DPR16x2 |  |
|------------------|---------|---------|--|
| Number of slices | 1       | 2       |  |
|                  |         |         |  |

Note: SPR = Single Port RAM, DPR = Dual Port RAM

## Figure 2-5. Distributed Memory Primatives



**ROM Mode:** The ROM mode uses the same principal as the RAM modes, but without the Write port. Pre-loading is accomplished through the programming interface during configuration.

#### **PFU Modes of Operation**

Slices can be combined within a PFU to form larger functions. Table 2-4 tabulates these modes and documents the functionality possible at the PFU level.

| Logic                      | Ripple            | RAM <sup>1</sup>           | ROM         |
|----------------------------|-------------------|----------------------------|-------------|
| LUT 4x8 or<br>MUX 2x1 x 8  | 2-bit Add x 4     | SPR16x2 x 4<br>DPR16x2 x 2 | ROM16x1 x 8 |
| LUT 5x4 or<br>MUX 4x1 x 4  | 2-bit Sub x 4     | SPR16x4 x 2<br>DPR16x4 x 1 | ROM16x2 x 4 |
| LUT 6x 2 or<br>MUX 8x1 x 2 | 2-bit Counter x 4 | SPR16x8 x 1                | ROM16x4 x 2 |
| LUT 7x1 or<br>MUX 16x1 x 1 | 2-bit Comp x 4    |                            | ROM16x8 x 1 |

1. These modes are not available in PFF blocks

# Routing

There are many resources provided in the LatticeECP/EC devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PFU connections are made with x1 (spans two PFU), x2 (spans three PFU) and x6 (spans seven PFU). The x1 and x2 connections provide fast and efficient connections in horizontal and vertical directions. The x2 and x6 resources are buffered allowing both short and long connections routing between PFUs.

The ispLEVER design tool takes the output of the synthesis tool and places and routes the design. Generally, the place and route tool is completely automatic, although an interactive routing editor is available to optimize the design.


# **Clock Distribution Network**

The clock inputs are selected from external I/O, the sysCLOCK<sup>™</sup> PLLs or routing. These clock inputs are fed through the chip via a clock distribution system.

## **Primary Clock Sources**

LatticeECP/EC devices derive clocks from three primary sources: PLL outputs, dedicated clock inputs and routing. LatticeECP/EC devices have two to four sysCLOCK PLLs, located on the left and right sides of the device. There are four dedicated clock inputs, one on each side of the device. Figure 2-6 shows the 20 primary clock sources.

## Figure 2-6. Clock Sources




Note: Smaller devices have two PLLs.

## **Clock Routing**


The clock routing structure in LatticeECP/EC devices consists of four Primary Clock lines and a Secondary Clock network per quadrant. The primary clocks are generated from MUXs located in each quadrant. Figure 2-7 shows this clock routing. The primary clock lines also feed into a secondary clock network (not shown). The secondary clock branches are tapped at every PFU. These secondary clock networks can also be used for controls and high fan out data. Each slice derives its clock from the primary clock lines, secondary clock lines and routing as shown in Figure 2-8.

Figure 2-7. Per Quadrant Clock Selection



1. Smaller devices have fewer PLL related lines.





# sysCLOCK Phase Locked Loops (PLLs)

The PLL clock input, from pin or routing, feeds into an input clock divider. There are four sources of feedback signal to the feedback divider: from the clock net, from output of the post scalar divider, from the routing or from an external pin. There is a PLL\_LOCK signal to indicate that VCO has locked on to the input clock signal. Figure 2-9 shows the sysCLOCK PLL diagram.

The setup and hold times of the device can be improved by programming a delay in the feedback or input path of the PLL which will advance or delay the output clock with reference to the input clock. This delay can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after adjustment and not relock until the t<sub>LOCK</sub> parameter has been satisfied. Additionally, the phase and duty cycle block allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated with it: input clock divider, feedback divider, port scalar divider and secondary clock divider. The input clock divider is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the frequency range. The secondary divider is used to derive lower frequency outputs.

## Figure 2-9. PLL Diagram





Figure 2-10 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

## Figure 2-10. PLL Primitive



| Table 2-5. | PLL | Signal | Descriptions |
|------------|-----|--------|--------------|
| 10010 2 01 |     | eignai | Dooonpaono   |

| Signal       | I/O | Description                                                                 |  |
|--------------|-----|-----------------------------------------------------------------------------|--|
| CLKI         | I   | Clock input from external pin or routing                                    |  |
| CLKFB        | I   | PLL feedback input from PLL output, clocknet, routing or external pin       |  |
| RST          | I   | "1" to reset input clock divider                                            |  |
| CLKOS        | 0   | PLL output clock to clock tree (phase shifted/duty cycle changed)           |  |
| CLKOP        | 0   | PLL output clock to clock tree (No phase shift)                             |  |
| CLKOK        | 0   | PLL output to clock tree through secondary clock divider                    |  |
| LOCK         | 0   | "1" indicates PLL LOCK to CLKI                                              |  |
| DDAMODE      | I   | Dynamic Delay Enable. "1" Pin control (dynamic), "0": Fuse Control (static) |  |
| DDAIZR       | I   | Dynamic Delay Zero. "1": delay = 0, "0": delay = on                         |  |
| DDAILAG      | I   | Dynamic Delay Lag/Lead. "1": Lag, "0": Lead                                 |  |
| DDAIDEL[2:0] | I   | Dynamic Delay Input                                                         |  |
| DDAOZR       | 0   | Dynamic Delay Zero Output                                                   |  |
| DDAOLAG      | 0   | Dynamic Delay Lag/Lead Output                                               |  |
| DDAODEL[2:0] | 0   | Dynamic Delay Output                                                        |  |

For more information on the PLL, please see details of additional technical documentation at the end of this data sheet.

## sysMEM Memory

The LatticeECP/EC family of devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of a 9-Kbit RAM, with dedicated input and output registers.

## sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as shown in Table 2-6.

## Table 2-6. sysMEM Block Configurations

| Memory Mode      | Configurations                                                           |
|------------------|--------------------------------------------------------------------------|
| Single Port      | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18<br>256 x 36 |
| True Dual Port   | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18             |
| Pseudo Dual Port | 8,192 x 1<br>4,096 x 2<br>2,048 x 4<br>1,024 x 9<br>512 x 18<br>256 x 36 |

## Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

## RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.


## Memory Cascading

Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

## Single, Dual and Pseudo-Dual Port Modes

Figure 2-11 shows the four basic memory configurations and their input/output names. In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

## Figure 2-11. sysMEM EBR Primitives




The EBR memory supports three forms of write behavior for single port or dual port operation:

- 1. **Normal** data on the output appears only during read cycle. During a write cycle, the data (at the current address) does not appear on the output.
- 2. Write Through a copy of the input data appears at the output of the same port, during a write cycle.
- 3. Read-Before-Write when new data is being written, the old content of the address appears at the output.

## **Memory Core Reset**

The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respectively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both ports are as shown in Figure 2-12.

## Figure 2-12. Memory Core Reset




For further information on sysMEM EBR block, please see the details of additional technical documentation at the end of this data sheet.

# sysDSP Block

The LatticeECP-DSP family provides a sysDSP block making it ideally suited for low cost, high performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters; Fast Fourier Transforms (FFT) functions, correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks such as multiply-adders and multiply-accumulators.

## sysDSP Block Approach Compare to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. The LatticeECP, on the other hand, has many DSP blocks that support different data-widths. This allows the designer to use highly parallel implementations of DSP functions. The designer can optimize the DSP performance vs. area by choosing appropriate level of parallelism. Figure 2-13 compares the serial and the parallel implementations.



#### Figure 2-13. Comparison of General DSP and LatticeECP-DSP Approaches

## sysDSP Block Capabilities

The sysDSP block in the LatticeECP-DSP family supports four functional elements in three 9, 18 and 36 data path widths. The user selects a function element for a DSP block and then selects the width and type (signed/unsigned) of its operands. The operands in the LatticeECP-DSP family sysDSP Blocks can be either signed or unsigned but not mixed within a function element. Similarly, the operand widths cannot be mixed within a block.

The resources in each sysDSP block can be configured to support the following four elements:

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADD (Multiply, Addition/Subtraction)
- MULTADDSUM (Multiply, Addition/Subtraction, Accumulate)

The number of elements available in each block depends in the width selected from the three available options x9, x18, and x36. A number of these elements are concatenated for highly parallel implementations of DSP functions. Table 2-1 shows the capabilities of the block.

| Width of Multiply | x9 | x18 | x36 |
|-------------------|----|-----|-----|
| MULT              | 8  | 4   | 1   |
| MAC               | 2  | 1   | —   |
| MULTADD           | 4  | 2   | —   |
| MULTADDSUM        | 4  | 2   | —   |


Table 2-7. Maximum Number of Elements in a Block

Some options are available in four elements. The input register in all the elements can be directly loaded or can be loaded as shift register from previous operand registers. In addition by selecting 'dynamic operation' in the 'Signed/ Unsigned' options the operands can be switched between signed and unsigned on every cycle. Similarly by selecting 'Dynamic operation' in the 'Add/Sub' option the Accumulator can be switched between addition and subtraction on every cycle.

## MULT sysDSP Element


This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B, are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers. Figure 2-14 shows the MULT sysDSP element.

## Figure 2-14. MULT sysDSP Element



## MAC sysDSP Element

In this case the two operands, A and B, are multiplied and the result is added with the previous accumulated value. This accumulated value is available at the output. The user can enable the input and pipeline registers but the output register is always enabled. The output register is used to store the accumulated value. A registered overflow signal is also available. The overflow conditions are provided later in this document. Figure 2-15 shows the MAC sysDSP element.




#### Figure 2-15. MAC sysDSP Element

## **MULTADD sysDSP Element**

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and A2. The user can enable the input, output and pipeline registers. Figure 2-16 shows the MULTADD sysDSP element.


#### Figure 2-16. MULTADD



## MULTADDSUM sysDSP Element

In this case, the operands A0 and B0 are multiplied and the result is added/subtracted with the result of the multiplier operation of operands A1 and B1. Additionally the operands A2 and B2 are multiplied and the result is added/ subtracted with the result of the multiplier operation of operands A3 and B3. The result of both addition/subtraction are added in a summation block. The user can enable the input, output and pipeline registers. Figure 2-17 shows the MULTADDSUM sysDSP element.

## Figure 2-17. MULTADDSUM



## **Clock, Clock Enable and Reset Resources**

Global Clock, Clock Enable and Reset signals from routing are available to every DSP block. Four Clock, Reset and Clock Enable signals are selected for the sysDSP block. From four clock sources (CLK0, CLK1, CLK2, CLK3) one clock is selected for each input register, pipeline register and output register. Similarly Clock enable (CE) and

Reset (RST) are selected from their four respective sources (CE0, CE1, CE2, CE3 and RST0, RST1, RST2, RST3) at each input register, pipeline register and output register.

## Signed and Unsigned with Different Widths

The DSP block supports different widths of signed and unsigned multipliers besides x9, x18 and x36 widths. For unsigned operands, unused upper data bits should be filled to create a valid x9, x18 or x36 operand. For signed two's complement operands, sign extension of the most significant bit should be performed until x9, x18 or x36 width is reached. Table 2-8 provides an example of this.


Table 2-8. An Example of Sign Extension

| Number | Unsigned | Unsigned<br>9-bit | Unsigned<br>18-bit | Signed | Two's Complement<br>Signed 9-Bits | Two's Complement<br>Signed 18-bits |
|--------|----------|-------------------|--------------------|--------|-----------------------------------|------------------------------------|
| +5     | 0101     | 00000101          | 0000000 00000101   | 0101   | 00000101                          | 0000000 00000101                   |
| -6     | 0110     | 00000110          | 0000000 00000110   | 1010   | 11111010                          | 11111111 11111010                  |

## **OVERFLOW Flag from MAC**

The sysDSP block provides an overflow output to indicate that the accumulator has overflowed. When two unsigned numbers are added and the result is a smaller number then accumulator roll over is said to occur and overflow signal is indicated. When two positive numbers are added with a negative sum and when two negative numbers are added with a positive sum, then the accumulator "roll-over" is said to have occurred and an overflow signal is indicated. Note when overflow occurs the overflow flag is present for only one cycle. By counting these overflow pulses in FPGA logic, larger accumulators can be constructed. The conditions overflow signal for signed and unsigned operands are listed in Figure 2-18.

## Figure 2-18. Accumulator Overflow/Underflow Conditions



## ispLEVER Module Manager

The user can access the sysDSP block via the ispLEVER Module Manager, which has options to configure each DSP module (or group of modules) or through direct HDL instantiation. Additionally Lattice has partnered Mathworks to support instantiation in the Simulink tool, which is a Graphical Simulation Environment. Simulink works with ispLEVER and dramatically shortens the DSP design cycle in Lattice FPGAs.

## **Optimized DSP Functions**

Lattice provides a library of optimized DSP IP functions. Some of the IPs planned for LatticeECP DSP are: Bit Correlators, Fast Fourier Transform, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/ Decoder, Turbo Encoder/Decoders and Convolutional Encoder/Decoder. Please contact Lattice to obtain the latest list of available DSP IPs.

## **Resources Available in the LatticeECP Family**

Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP family. Table 2-10 shows the maximum available EBR RAM Blocks in each of the LatticeECP family. EBR blocks, together with Distributed RAM can be used to store variables locally for the fast DSP operations.

| Device  | DSP Block | 9x9 Multiplier | 18x18 Multiplier | 36x36 Multiplier |
|---------|-----------|----------------|------------------|------------------|
| LFECP6  | 4         | 32             | 16               | 4                |
| LFECP10 | 5         | 40             | 20               | 5                |
| LFECP15 | 6         | 48             | 24               | 6                |
| LFECP20 | 7         | 56             | 28               | 7                |
| LFECP40 | 10        | 80             | 40               | 10               |

## Table 2-9. Number of DSP Blocks in LatticeECP Family

Table 2-10. Embedded SRAM in LatticeECP family

| Device  | EBR SRAM Block | Total EBR SRAM<br>(Kbits) |
|---------|----------------|---------------------------|
| LFECP6  | 10             | 92                        |
| LFECP10 | 30             | 276                       |
| LFECP15 | 38             | 350                       |
| LFECP20 | 46             | 424                       |
| LFECP40 | 70             | 645                       |

## DSP Performance of the LatticeECP Family

Table 2-11 lists the maximum performance in millions of MAC operations per second (MMAC) for each member of the LatticeECP family.

 Table 2-11. DSP Block performance of LatticeECP Family


| Device  | DSP Block | DSP Performance<br>MMAC |
|---------|-----------|-------------------------|
| LFECP6  | 4         |                         |
| LFECP10 | 5         |                         |
| LFECP15 | 6         |                         |
| LFECP20 | 7         |                         |
| LFECP40 | 10        |                         |

For further information on the sysDSP block, please see details of additional technical information at the end of this data sheet.

# Programmable I/O Cells (PIC)

Each PIC contains two PIOs connected to their respective sysIO Buffers which are then connected to the PADs as shown in Figure 2-19. The PIO Block supplies the output data (DO) and the Tri-state control signal (TO) to sysIO buffer, and receives input from the buffer.

## Figure 2-19. PIC Diagram



Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as "T" and "C") as shown in Figure 2-20. The PAD Labels "T" and "C" distinguish the two PIOs. Only the PIO pairs on the left and right edges of the device can be configured as LVDS transmit/receive pairs.

One of every 16 PIOs contains a delay element to facilitate the generation of DQS signals. The DQS signal feeds the DQS bus which spans the set of 16 PIOs. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. This interface is designed for memories that support one DQS strobe per eight bits of data.

## Table 2-12. PIO Signal List

| Name         | Туре                            | Description                                                              |
|--------------|---------------------------------|--------------------------------------------------------------------------|
| CE0, CE1     | Control from the core           | Clock enables for input and output block FFs.                            |
| CLK0, CLK1   | Control from the core           | System clocks for input and output blocks.                               |
| LSR          | Control from the core           | Local Set/Reset.                                                         |
| GSRN         | Control from routing            | Global Set/Reset (active low).                                           |
| INCK         | Input to the core               | Input to Primary Clock Network or PLL reference inputs.                  |
| DQS          | Input to PIO                    | DQS signal from logic (routing) to PIO.                                  |
| INDD         | Input to the core               | Unregistered data input to core.                                         |
| INFF         | Input to the core               | Registered input on positive edge of the clock (CLK0).                   |
| IPOS0, IPOS1 | Input to the core               | DDRX registered inputs to the core.                                      |
| ONEG0        | Control from the core           | Output signals from the core for SDR and DDR operation.                  |
| OPOS0,       | Control from the core           | Output signals from the core for DDR operation                           |
| OPOS1 ONEG1  | Tristate control from the core  | Signals to Tristate Register block for DDR operation.                    |
| TD           | Tristate control from the core  | Tristate signal from the core used in SDR operation.                     |
| DDRCLKPOL    | Control from clock polarity bus | Controls the polarity of the clock (CLK0) that feed the DDR input block. |

## Figure 2-20. DQS Routing

|          |               |       | PADA "T"        |
|----------|---------------|-------|-----------------|
|          | $\rightarrow$ | PIO A | LVDS Pair       |
|          |               | PIO B | PADB "C"        |
| 1        |               | FIU B |                 |
|          |               | PIO A | PADA "T"        |
| T        |               |       | LVDS Pair       |
|          |               | PIO B | PADB "C"        |
| T        |               |       |                 |
| <b>↓</b> | <b>→</b>      | PIO A | PADA "T"        |
|          |               |       | LVDS Pair       |
| L        | $\rightarrow$ | PIO B | PADB "C"        |
|          |               |       |                 |
| •        |               | PIO A | PADA "T"        |
|          |               |       | LVDS Pair       |
| <b>↓</b> | <b>→</b>      | PIO B | ← PADB "C"      |
|          |               |       | PADA "T"        |
| 1        |               | PIO A | LVDS Pair       |
|          |               |       |                 |
| •        |               | PIO B |                 |
| L        |               | PIO A | syslo Assigned  |
| I        | F             |       | Buffer DQS Pin  |
| DQS      |               |       | PADA "T"        |
| ←───     |               |       | Delay LVDS Pair |
|          |               | PIO B | PADB "C"        |
| T        |               | FIUB  |                 |
|          |               | PIO A | PADA "T"        |
| I        |               |       | LVDS Pair       |
|          |               | PIO B | PADB "C"        |
|          |               |       |                 |
| L        |               | PIO A | PADA "T"        |
|          | -             |       | LVDS Pair       |
| L        |               | PIO B | ← PADB "C"      |
|          |               |       | <u> </u>        |

## PIO

The PIO contains four blocks: an input register block, output register block, tristate register block and a control logic block. These blocks contain registers for both single data rate (SDR) and double data rate (DDR) operation along with the necessary clock and selection logic. Programmable delay lines used to shift incoming clock and data signals are also included in these blocks.

#### Input Register Block


The input register block contains delay elements and registers that can be used to condition signals before they are passed to the device core. Figure 2-21 shows the diagram of the input register block.

Input signals are fed from the sysIO buffer to the input register block (as signal DI). If desired the input signal can bypass the register and delay elements and be used directly as a combinatorial signal (INDD), a clock (INCK) and in selected blocks the input to the DQS delay block. If one of the bypass options is not chosen, the signal first passes through an optional delay block. This delay, if selected, reduces input-register hold-time requirement when using a global clock.


The input block allows two modes of operation. In the single data rate (SDR) the data is registered, by one of the registers in the single data rate sync register block, with the system clock. In the DDR Mode two registers are used to sample the data on the positive and negative edges of the DQS signal creating two data streams, D0 and D2. These two data streams are synchronized with the system clock before entering the core. Further discussion on this topic is in the DDR Memory section of this data sheet.


Figure 2-22 shows the input register waveforms for DDR operation and Figure 2-23 shows the design tool primitives. The SDR/SYNC registers have reset and clock enable available.

The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures adequate timing when data is transferred from the DQS to system clock domain. For further discussion on this topic, see the DDR Memory section of this data sheet.




## Figure 2-21. Input Register Diagram










#### Output Register Block

The output register block provides the ability to register signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation that is combined with an additional latch for DDR operation. Figure 2-24 shows the diagram of the Output Register Block.


In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a Dtype or latch. In DDR mode, ONEG0 is fed into one register on the positive edge of the clock and OPOS0 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).

Figure 2-25 shows the design tool DDR primitives. The SDR output register has reset and clock enable available. The additional register for DDR operation does not have reset or clock enable available.

#### Figure 2-24. Output Register Block



#### Figure 2-25. ODDRXB Primative




#### Tristate Register Block

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the sysIO buffers. The block contains a register for SDR operation and an additional latch for DDR operation. Figure 2-26 shows the diagram of the Tristate Register Block.

In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a Dtype or latch. In DDR mode, ONEG1 is fed into one register on the positive edge of the clock and OPOS1 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).





#### Control Logic Block

The control logic block allows the selection and modification of control signals for use in the PIO block. A clock is selected from one of the clock signals provided from the general purpose routing and a DQS signal provided from the programmable DQS pin. The clock can optionally be inverted.

The clock enable and local reset signals are selected from the routing and optionally inverted. The global tristate signal is passed through this block.

# DDR Memory Support

Implementing high performance DDR memory interfaces requires dedicated DDR register structures in the input (for read operations) and in the output (for write operations). As indicated in the PIO Logic section, the EC devices provide this capability. In addition to these registers, the EC devices contain two elements to simplify the design of input structures for read operations: the DQS delay block and polarity control logic.


## DLL Calibrated DQS Delay Block


Source Synchronous interfaces generally require the input clock to be adjusted in order to correctly capture data at the input register. For most interfaces a PLL is used for this adjustment, however in DDR memories the clock (referred to as DQS) is not free running so this approach cannot be used. The DQS Delay block provides the required clock alignment for DDR memory interfaces.

The DQS signal (selected PIOs only) feeds from the PAD through a DQS delay element to a dedicated DQS routing resource. The DQS signal also feeds polarity control logic which controls the polarity of the clock to the sync registers in the input register blocks. Figures 2-27 and 2-28 show how the DQS transition signals are routed to the PIOs.

The temperature, voltage and process variations of the DQS delay block are compensated by a set of calibration (6-bit bus) signals from two DLLs on opposite sides of the device. Each DLL compensates DQS Delays in its half of the device as shown in Figure 2-28. The DLL loop is compensated for temperature, voltage and process variations by the system clock and feedback loop.

## Figure 2-27. DQS Local Bus.





## Figure 2-28. DLL Calibration Bus and DQS/DQS Transition Distribution

## **Polarity Control Logic**

In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the internal system Clock (during the READ cycle) is unknown.

The LatticeECP/EC family contains dedicated circuits to transfer data between these domains. To prevent setup and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is used. This changes the edge on which the data is registered in the synchronizing registers in the input register block. This requires evaluation at the start of each READ cycle for the correct clock polarity.

Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to control the polarity of the clock to the synchronizing registers.

# sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in eight groups referred to as Banks. The sysIO buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.


## sysIO Buffer Banks

LatticeECP/EC devices have eight sysIO buffer banks; each is capable of supporting multiple I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CCIO}$ ), and two voltage references  $V_{REF1}$  and  $V_{REF2}$  resources allowing each bank to be completely independent from each other. Figure 2-29 shows the eight banks and their associated supplies.

In the LatticeECP/EC devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-X) are powered using V<sub>CCIO</sub>, LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold input independent of V<sub>CCIO</sub>. In addition to the bank V<sub>CCIO</sub> supplies, the LatticeECP/EC devices have a V<sub>CC</sub> core logic power supply, and a V<sub>CCAUX</sub> supply that power all differential and referenced buffers.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeECP/EC devices, some dedicated I/O pins in a bank can be configured to be a reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

#### Figure 2-29. LatticeECP/EC Banks



Note: N and M are the maximum number of I/Os per bank.

LatticeECP/EC devices contain two types of sysIO buffer pairs.

#### 1. Top and Bottom sysIO Buffer Pair (Single-Ended Outputs Only)

The sysIO buffer pairs in the top and bottom banks of the device consist of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The referenced input buffer can also be configured as a differential input.

The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer.

Only the I/Os on the top and bottom banks have PCI clamp.

#### 2. Left and Right sysIO Buffer Pair (Differential and Single-Ended Outputs)

The sysIO buffer pairs in the left and right banks of the device consist of two single-ended output drivers, two sets of single-ended input buffers (both ratioed and referenced) and one differential output driver. The referenced input buffer can also be configured as a differential input. In these banks the two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.

Only the left and right banks have LVDS differential output drivers.

#### **Supported Standards**

The LatticeECP/EC sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS 1.2, 1.5, 1.8, 2.5 and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down, or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSTL. Differential standards supported include LVDS, BLVDS, LVPECL, differential SSTL and differential HSTL. Tables 2-13 and 2-14 show the I/O standards (together with their supply and reference voltages) supported by the LatticeECP/EC devices. For further information on utilizing the sysIO buffer to support a variety of standards please see the details of additional technical information at the end of this data sheet.

#### Table 2-13. Supported Input Standards

| Input Standard                       | V <sub>REF</sub> (Nom.) | V <sub>CCIO</sub> <sup>1</sup> (Nom.) |
|--------------------------------------|-------------------------|---------------------------------------|
| Single Ended Interfaces              |                         |                                       |
| LVTTL                                | —                       | _                                     |
| LVCMOS33 <sup>2</sup>                | —                       |                                       |
| LVCMOS25 <sup>2</sup>                | —                       | _                                     |
| LVCMOS18                             | —                       | 1.8                                   |
| LVCMOS15                             | —                       | 1.5                                   |
| LVCMOS12 <sup>2</sup>                | —                       |                                       |
| PCI                                  | —                       | 3.3                                   |
| HSTL18 Class I, II                   | 0.9                     | _                                     |
| HSTL18 Class III                     | 1.08                    |                                       |
| HSTL15 Class I                       | 0.75                    |                                       |
| HSTL15 Class III                     | 0.9                     |                                       |
| SSTL3 Class I, II                    | 1.5                     |                                       |
| SSTL2 Class I, II                    | 1.25                    | _                                     |
| SSTL18 Class I                       | 0.9                     |                                       |
| Differential Interfaces              |                         |                                       |
| Differential SSTL18 Class I          | —                       | _                                     |
| Differential SSTL2 Class I, II       | —                       |                                       |
| Differential SSTL3 Class I, II       | —                       |                                       |
| Differential HSTL15 Class I, III     | —                       | _                                     |
| Differential HSTL18 Class I, II, III | —                       | —                                     |
| LVDS, LVPECL                         | —                       | —                                     |
| BLVDS                                | —                       | —                                     |

1. When not specified V<sub>CCIO</sub> can be set anywhere in the valid operating range. 2. JTAG inputs do not have a fixed threshold option and always follow V<sub>CCJ</sub>.

| Table 2-14. Supported | Output Standards |
|-----------------------|------------------|
|-----------------------|------------------|

| Output Standard                       | Drive                      | V <sub>CCIO</sub> (Nom.) |  |  |
|---------------------------------------|----------------------------|--------------------------|--|--|
| Single-ended Interfaces               | I I                        |                          |  |  |
| LVTTL                                 | 4mA, 8mA, 12mA, 16mA, 20mA | 3.3                      |  |  |
| LVCMOS33                              | 4mA, 8mA, 12mA 16mA, 20mA  | 3.3                      |  |  |
| LVCMOS25                              | 4mA, 8mA, 12mA, 16mA, 20mA | 2.5                      |  |  |
| LVCMOS18                              | 4mA, 8mA, 12mA, 16mA       | 1.8                      |  |  |
| LVCMOS15                              | 4mA, 8mA                   | 1.5                      |  |  |
| LVCMOS12                              | 2mA, 6mA                   | 1.2                      |  |  |
| LVCMOS33, Open Drain                  | 4mA, 8mA, 12mA 16mA, 20mA  | —                        |  |  |
| LVCMOS25, Open Drain                  | 4mA, 8mA, 12mA 16mA, 20mA  | _                        |  |  |
| LVCMOS18, Open Drain                  | 4mA, 8mA, 12mA 16mA        | —                        |  |  |
| LVCMOS15, Open Drain                  | 4mA, 8mA                   | —                        |  |  |
| LVCMOS12, Open Drain                  | 2mA, 6mA                   | —                        |  |  |
| PCI33                                 | N/A                        | 3.3                      |  |  |
| HSTL18 Class I, II, III               | N/A                        | 1.8                      |  |  |
| HSTL15 Class I, III                   | N/A                        | 1.5                      |  |  |
| SSTL3 Class I, II                     | N/A                        | 3.3                      |  |  |
| SSTL2 Class I, II                     | N/A                        | 2.5                      |  |  |
| SSTL18 Class I                        | N/A                        | 1.8                      |  |  |
| Differential Interfaces               | · · ·                      |                          |  |  |
| Differential SSTL3, Class I, II       | N/A                        | 3.3                      |  |  |
| Differential SSTL2, Class I, II       | N/A                        | 2.5                      |  |  |
| Differential SSTL18, Class I          | N/A                        | 1.8                      |  |  |
| Differential HSTL18, Class I, II, III | N/A                        | 1.8                      |  |  |
| Differential HSTL15, Class I, III     | N/A                        | 1.5                      |  |  |
| LVDS                                  | N/A                        | 2.5                      |  |  |
| BLVDS <sup>1</sup>                    | N/A                        | 2.5                      |  |  |
| LVPECL <sup>1</sup>                   | N/A                        | 3.3                      |  |  |

1. Emulated with external resistors.

## Hot Socketing

The LatticeECP/EC devices have been carefully designed to ensure predictable behavior during power-up and power-down. Power supplies can be sequenced in any order. During power up and power-down sequences, the I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits, this allows for easy integration with the rest of the system. These capabilities make the LatticeECP/EC ideal for many multiple power supply and hot-swap applications.

## **Configuration and Testing**

The following section describes the configuration and testing features of the LatticeECP/EC family of devices.

## IEEE 1149.1-Compliant Boundary Scan Testability

All LatticeECP/EC devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage  $V_{CCJ}$  and can operate with LVCMOS3.3, 2.5, 1.8, 1.5 and 1.2 standards.

For more details on boundary scan test, please see information regarding additional technical documentation at the end of this data sheet.

## **Device Configuration**

All LatticeECP/EC devices contain two possible ports that can be used for device configuration. The test access port (TAP), which supports bit-wide configuration, and the sysCONFIG port that supports both byte-wide and serial configuration.

The TAP supports both the IEEE Std. 1149.1 Boundary Scan specification and the IEEE Std. 1532 In-System Configuration specification. The sysCONFIG port is a 20-pin interface with six of the I/Os used as dedicated pins and the rest being dual-use pins. When sysCONFIG mode is not used, these dual-use pins are available for general purpose I/O. There are four configuration options for LatticeECP/EC devices:

- 1. Industry standard SPI memories.
- 2. Industry standard byte wide flash and ispMACH 4000 for control/addressing.
- 3. Configuration from system microprocessor via the configuration bus or TAP.
- 4. Industry standard FPGA board memory.

On power-up, the FPGA SRAM is ready to be configured with the sysCONFIG port active. The IEEE 1149.1 serial mode can be activated any time after power-up by sending the appropriate command through the TAP port. Once a configuration port is selected, that port is locked and another configuration port cannot be activated until the next power-up sequence.

For more information on device configuration, please see details of additional technical documentation at the end of this data sheet.

## Internal Logic Analyzer Capability (ispTRACY)

All LatticeECP/EC devices support an internal logic analyzer diagnostic feature. The diagnostic features provide capabilities similar to an external logic analyzer, such as programmable event and trigger condition and deep trace memory. This feature is enabled by Lattice's ispTRACY. The ispTRACY utility is added into the user design at compile time.

For more information on ispTRACY, please see information regarding additional technical documentation at the end of this data sheet.

## **External Resistor**

LatticeECP/EC devices require a single external, 10K ohm +/- 1% value between the XRES pin and ground. Device configuration will not be completed if this resistor is missing. There is no boundary scan register on the external resistor pad.

## Oscillator

Every LatticeECP/EC device has an internal CMOS oscillator which is used to derive a master serial clock for configuration. The oscillator and the master serial clock run continuously. The default value of the master serial clock is 2.5MHz. Table 2-15 lists all the available Master Serial Clock frequencies. When a different Master Serial Clock is selected during the design process, the following sequence takes place:

- 1. User selects a different Master Serial Clock frequency.
- 2. During configuration the device starts with the default (2.5MHz) Master Serial Clock frequency.
- 3. The clock configuration settings are contained in the early configuration bit stream.
- 4. The Master Serial Clock frequency changes to the selected frequency once the clock configuration bits are received.

For further information on the use of this oscillator for configuration, please see details of additional technical documentation at the end of this data sheet.

| CCLK (MHz) | CCLK (MHz) | CCLK (MHz) |
|------------|------------|------------|
| 2.5*       | 13         | 45         |
| 4.3        | 15         | 51         |
| 5.4        | 20         | 55         |
| 6.9        | 26         | 60         |
| 8.1        | 30         | 130        |
| 9.2        | 34         | —          |
| 10.0       | 41         | —          |

Table 2-15. Selectable Master Serial Clock (CCLK) Frequencies During Configuration

## **Density Shifting**

The LatticeECP/EC family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.



# LatticeECP/EC Family Data Sheet DC and Switching Characteristics

June 2004

**Advance Data Sheet** 

## Absolute Maximum Ratings<sup>1, 2, 3</sup>

| Supply Voltage V $_{CC}$                  |
|-------------------------------------------|
| Supply Voltage V <sub>CCAUX</sub>         |
| Supply Voltage V $_{CCJ}$                 |
| Output Supply Voltage $V_{CCIO}$ $\ldots$ |
| Input Voltage Applied <sup>4</sup>        |
| I/O Tristate Voltage Applied <sup>4</sup> |
| Storage Temperature (Ambient)             |

Junction Temp. (Tj) +125°C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

4. Overshoot and undershoot of -2V to ( $V_{IHMAX}$  + 2) volts is permitted for a duration of <20ns.

## **Recommended Operating Conditions**

| Symbol                            | Parameter                                       | Min.  | Max.  | Units |
|-----------------------------------|-------------------------------------------------|-------|-------|-------|
| V <sub>CC</sub>                   | Core Supply Voltage                             | 1.14  | 1.26  | V     |
| V <sub>CCAUX</sub>                | Auxiliary Supply Voltage                        | 3.135 | 3.465 | V     |
| V <sub>CCIO</sub> <sup>1, 2</sup> | I/O Driver Supply Voltage                       | 1.140 | 3.465 | V     |
| V <sub>CCJ</sub> <sup>1</sup>     | Supply Voltage for IEEE 1149.1 Test Access Port | 1.140 | 3.465 | V     |
| t <sub>JCOM</sub>                 | Junction Commercial Operation                   | 0     | +85   | °C    |
| t <sub>JIND</sub>                 | Junction Industrial Operation                   | -40   | 100   | °C    |

1. If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 1.2V, they must be connected to the same power supply as  $V_{CC.}$  If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 3.3V, they must be connected to the same power supply as  $V_{CCAUX}$ .

2. See recommended voltages by I/O standard in subsequent table.

## Hot Socketing Specifications<sup>1, 2, 3, 4</sup>

| Symbol          | Parameter                    | Condition                       | Min. | Тур. | Max     | Units |
|-----------------|------------------------------|---------------------------------|------|------|---------|-------|
| I <sub>DK</sub> | Input or I/O leakage Current | $0 \le V_{IN} \le V_{IH} (MAX)$ | —    | —    | +/-1000 | μΑ    |

1. Insensitive to sequence of V<sub>CC</sub>, V<sub>CCAUX</sub> and V<sub>CCIO</sub>. However, assumes monotonic rise/fall rates for V<sub>CC</sub>, V<sub>CCAUX</sub> and V<sub>CCIO</sub>.

2.  $0 \le V_{CC} \le V_{CC}$  (MAX),  $0 \le V_{CCIO} \le V_{CCIO}$  (MAX) or  $0 \le V_{CCAUX} \le V_{CCAUX}$  (MAX).

3. I<sub>DK</sub> is additive to I<sub>PU</sub>. I<sub>PW</sub> or I<sub>BH</sub>.

4. LVCMOS and LVTTL only.

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

## **DC Electrical Characteristics**

| Symbol                  | Parameter                                | Condition                                                                                             | Min.                  | Тур. | Max.                  | Units |
|-------------------------|------------------------------------------|-------------------------------------------------------------------------------------------------------|-----------------------|------|-----------------------|-------|
| I I 1                   | Input or I/O Low leakage                 | $0 \le V_{IN} \le (V_{CCIO} - 0.2V)$                                                                  | —                     |      | 10                    | μA    |
| $I_{IL}$ , $I_{IH}^{1}$ | liput of 1/O Low leakage                 | $(V_{CCIO} - 0.2V) \le V_{IN} \le 3.6V$                                                               | —                     |      | 40                    | μA    |
| I <sub>PU</sub>         | I/O Active Pull-up Current               | $0 \le V_{IN} \le 0.7 V_{CCIO}$                                                                       | 30                    |      | 150                   | μA    |
| I <sub>PD</sub>         | I/O Active Pull-down Current             | $V_{IL}$ (MAX) $\leq V_{IN} \leq V_{IH}$ (MAX)                                                        | -30                   |      | -150                  | μΑ    |
| I <sub>BHLS</sub>       | Bus Hold Low sustaining current          | $V_{IN} = V_{IL} (MAX)$                                                                               | 30                    |      | —                     | μΑ    |
| I <sub>BHHS</sub>       | Bus Hold High sustaining current         | $V_{IN} = 0.7 V_{CCIO}$                                                                               | -30                   |      | —                     | μΑ    |
| I <sub>BHLO</sub>       | Bus Hold Low Overdrive current           | $0 \le V_{IN} \le V_{IH}$ (MAX)                                                                       | —                     |      | 150                   | μΑ    |
| I <sub>BHLH</sub>       | Bus Hold High Overdrive current          | $0 \le V_{IN} \le V_{IH}$ (MAX)                                                                       | —                     |      | -150                  | μA    |
| V <sub>BHT</sub>        | Bus Hold trip Points                     | $0 \le V_{IN} \le V_{IH}$ (MAX)                                                                       | V <sub>IL</sub> (MAX) |      | V <sub>IH</sub> (MIN) | V     |
| C1                      | I/O Capacitance <sup>2</sup>             | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$ | _                     | 8    | _                     | pf    |
| C2                      | Dedicated Input Capacitance <sup>2</sup> | $V_{CCIO} = 3.3V, 2.5V, 1.8V, 1.5V, 1.2V, V_{CC} = 1.2V, V_{IO} = 0 \text{ to } V_{IH} \text{ (MAX)}$ | _                     | 6    | _                     | pf    |

#### **Over Recommended Operating Conditions**

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. T<sub>A</sub> 25°C, f = 1.0MHz

# Supply Current (Standby)<sup>1, 2, 3</sup>

#### **Over Recommended Operating Conditions**

| Symbol Parameter   |                                       | Condition                                                                | Тур. | Max. | Units |
|--------------------|---------------------------------------|--------------------------------------------------------------------------|------|------|-------|
|                    |                                       | LFEC1                                                                    |      |      | mA    |
|                    |                                       | LFEC3                                                                    |      |      | mA    |
|                    |                                       | LFEC6/LFECP6                                                             |      |      | mA    |
| I <sub>CC</sub>    | Core Power Supply Current             | LFEC10/LFECP10                                                           |      |      | mA    |
| 00                 |                                       | LFEC15/LFECP15                                                           |      |      | mA    |
|                    |                                       | LFEC20/LFECP20                                                           | 60   |      | mA    |
|                    |                                       | LFEC40/LFECP40                                                           |      |      | mA    |
|                    |                                       | LFEC1                                                                    |      |      | mA    |
|                    | Auxiliary Power Supply Current        | LFEC3                                                                    |      |      | mA    |
|                    |                                       | LFEC6/LFECP6                                                             |      |      | mA    |
| I <sub>CCAUX</sub> |                                       | LFEC10/LFECP10                                                           |      |      | mA    |
|                    |                                       | LFEC15/LFECP15                                                           |      |      | mA    |
|                    |                                       | LFEC20/LFECP20                                                           | 15   |      | mA    |
|                    |                                       | LFEC40/LFECP40                                                           |      |      | mA    |
|                    |                                       | LFEC1, LFEC3, LFEC6, LFECP6                                              |      |      | mA    |
| I <sub>CCPLL</sub> | PLL Power Supply                      | LFEC10, LFEC15, LFEC20, LFEC40,<br>LFECP10, LFECP15, LFECP20,<br>LFECP40 |      |      | mA    |
| I <sub>CCIO</sub>  | Bank Power Supply Current             |                                                                          | 15   |      | mA    |
| I <sub>CCJ</sub>   | V <sub>CCJ</sub> Power Supply Current |                                                                          | 1    |      | mA    |

1. For further information on supply current, please see details of additional technical documentation at the end of this data sheet.

2. Assumes all outputs are tristated, all inputs are configured as LVCMOS and held at the  $V_{CCIO}$  or GND.

3. Frequency 0MHz.

## Initialization Supply Current<sup>1</sup>

| Symbol             | Parameter                             | Condition                                                                | Тур. | Max. | Units |
|--------------------|---------------------------------------|--------------------------------------------------------------------------|------|------|-------|
|                    |                                       | LFEC1                                                                    |      |      | mA    |
|                    |                                       | LFEC3                                                                    |      |      | mA    |
|                    |                                       | LFEC6/LFECP6                                                             |      |      | mA    |
| I <sub>CC</sub>    | Core Power Supply Current             | LFEC10/LFECP10                                                           |      |      | mA    |
|                    |                                       | LFEC15/LFECP15                                                           |      |      | mA    |
|                    |                                       | LFEC20/LFECP20                                                           |      |      | mA    |
|                    |                                       | LFEC40/LFECP40                                                           |      |      | mA    |
|                    |                                       | LFEC1                                                                    |      |      | mA    |
|                    | Auxiliary Power Supply Current        | LFEC3                                                                    |      |      | mA    |
|                    |                                       | LFEC6/LFECP6                                                             |      |      | mA    |
| I <sub>CCAUX</sub> |                                       | LFEC10/LFECP10                                                           |      |      | mA    |
|                    |                                       | LFEC15/LFECP15                                                           |      |      | mA    |
|                    |                                       | LFEC20/LFECP20                                                           |      |      | mA    |
|                    |                                       | LFEC40/LFECP40                                                           |      |      | mA    |
|                    |                                       | LFEC1, LFEC3, LFEC6, LFECP6                                              |      |      | mA    |
| I <sub>CCPLL</sub> | PLL Power Supply                      | LFEC10, LFEC15, LFEC20, LFEC40,<br>LFECP10, LFECP15, LFECP20,<br>LFECP40 |      |      | mA    |
| I <sub>CCIO</sub>  | Bank Power Supply Current             |                                                                          |      |      | mA    |
| I <sub>CCJ</sub>   | V <sub>CCJ</sub> Power Supply Current |                                                                          |      |      | mA    |

#### **Over Recommended Operating Conditions**

1. Until DONE signal is active.

## sysIO Recommended Operating Conditions

|                     |       | V <sub>CCIO</sub> |       | V <sub>REF</sub> (V) |      |      |  |
|---------------------|-------|-------------------|-------|----------------------|------|------|--|
| Standard            | Min.  | Тур.              | Max.  | Min.                 | Тур. | Max. |  |
| LVCMOS 3.3          | 3.135 | 3.3               | 3.465 | —                    | —    | —    |  |
| LVCMOS 2.5          | 2.375 | 2.5               | 2.625 | —                    | —    | _    |  |
| LVCMOS 1.8          | 1.71  | 1.8               | 1.89  | —                    | —    | —    |  |
| LVCMOS 1.5          | 1.425 | 1.5               | 1.575 | —                    | —    | —    |  |
| LVCMOS 1.2          | 1.14  | 1.2               | 1.26  | —                    | —    | —    |  |
| LVTTL               | 3.135 | 3.3               | 3.465 | —                    | —    | —    |  |
| PCI                 | 3.135 | 3.3               | 3.465 | —                    | —    | _    |  |
| SSTL18 Class I      | 1.71  | 2.5               | 1.89  | 1.15                 | 1.25 | 1.35 |  |
| SSTL2 Class I, II   | 2.375 | 2.5               | 2.625 | 1.15                 | 1.25 | 1.35 |  |
| SSTL3 Class I, II   | 3.135 | 3.3               | 3.465 | 1.3                  | 1.5  | 1.7  |  |
| HSTL15 Class I      | 1.425 | 1.5               | 1.575 | 0.68                 | 0.75 | 0.9  |  |
| HSTL15 Class III    | 1.425 | 1.5               | 1.575 | _                    | 0.9  | _    |  |
| HSTL 18 Class I, II | 1.71  | 1.8               | 1.89  | —                    | 0.9  | _    |  |
| HSTL 18 Class III   | 1.71  | 1.8               | 1.89  | —                    | 1.08 | _    |  |
| LVDS                | 2.375 | 2.5               | 3.625 | —                    | —    | _    |  |
| LVPECL <sup>1</sup> | 3.135 | 3.3               | 3.465 | —                    | —    | —    |  |
| BLVDS <sup>1</sup>  | 2.375 | 2.5               | 2.625 | —                    | _    | _    |  |

1. Inputs on chip. Outputs are implemented with the addition of external resisters.

## sysIO Single-Ended DC Electrical Characteristics

| Input/Output     |          | V <sub>IL</sub>          | V <sub>IH</sub>          |          | V <sub>OL</sub> Max. | V <sub>OH</sub> Min.     | I <sub>OL</sub> <sup>1</sup> | I <sub>OH</sub> <sup>1</sup> |
|------------------|----------|--------------------------|--------------------------|----------|----------------------|--------------------------|------------------------------|------------------------------|
| Standard         | Min. (V) | Max. (V)                 | Min. (V)                 | Max. (V) | (V)                  | (V)                      | (mA)                         | (mA)                         |
| LVCMOS 3.3       | -0.3     | 0.8                      | 2.0                      | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 20, 16, 12,<br>8, 4          | -20, -16, -12,<br>-8, -4     |
|                  |          |                          |                          |          | 0.2                  | V <sub>CCIO</sub> - 0.2  | 0.1                          | -0.1                         |
| LVTTL            | -0.3     | 0.8                      | 2.0                      | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 20, 16, 12,<br>8, 4          | -20, -16, -12,<br>-8, -4     |
|                  |          |                          |                          |          | 0.2                  | V <sub>CCIO</sub> - 0.2  | 0.1                          | -0.1                         |
| LVCMOS 2.5       | -0.3     | 0.7                      | 1.7                      | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 20, 16, 12,<br>8, 4          | -20, -16, -12,<br>-8, -4     |
|                  |          |                          |                          |          | 0.2                  | V <sub>CCIO</sub> - 0.2  | 0.1                          | -0.1                         |
| LVCMOS 1.8       | -0.3     | 0.251/                   | 0.651/                   | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 16, 12, 8, 4                 | -16, -12, -8, -4             |
|                  | -0.3     | 0.35V <sub>CCIO</sub>    | 0.65V <sub>CCIO</sub>    | 5.0      | 0.2                  | V <sub>CCIO</sub> - 0.2  | 0.1                          | -0.1                         |
| LVCMOS 1.5       | -0.3     | 0.35V <sub>CCIO</sub>    | 0.65V <sub>CCIO</sub>    | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 8, 4                         | -8, -4                       |
|                  | -0.3     | 0.33 v CCIO              | 0.03 v CCIO              | 5.0      | 0.2                  | V <sub>CCIO</sub> - 0.2  | 0.1                          | -0.1                         |
| LVCMOS 1.2       | -0.3     | 0.35V <sub>CC</sub>      | 0.65V <sub>CC</sub>      | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 6, 2                         | -6, -2                       |
|                  | -0.3     | 0.35 VCC                 |                          | 5.0      | 0.2                  | V <sub>CCIO</sub> - 0.2  | 0.1                          | -0.1                         |
| PCI              | -0.3     | 0.3V <sub>CCIO</sub>     | 0.5V <sub>CCIO</sub>     | 3.6      | 0.1V <sub>CCIO</sub> | 0.9V <sub>CCIO</sub>     | 1.5                          | -0.5                         |
| SSTL3 class I    | -0.3     | V <sub>REF</sub> - 0.2   | V <sub>REF</sub> + 0.2   | 3.6      | 0.7                  | V <sub>CCIO</sub> - 1.1  | 8                            | -8                           |
| SSTL3 class II   | -0.3     | V <sub>REF</sub> - 0.2   | V <sub>REF</sub> + 0.2   | 3.6      | 0.5                  | V <sub>CCIO</sub> - 0.9  | 16                           | -16                          |
| SSTL2 class I    | -0.3     | V <sub>REF</sub> - 0.18  | V <sub>REF</sub> + 0.18  | 3.6      | 0.54                 | V <sub>CCIO</sub> - 0.62 | 7.6                          | -7.6                         |
| SSTL2 class II   | -0.3     | V <sub>REF</sub> - 0.18  | V <sub>REF</sub> + 0.18  | 3.6      | 0.35                 | V <sub>CCIO</sub> - 0.43 | 15.2                         | -15.2                        |
| SSTL18 class I   | -0.3     | V <sub>REF</sub> - 0.125 | V <sub>REF</sub> + 0.125 | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 6.7                          | -6.7                         |
| HSTL15 class I   | -0.3     | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 8                            | -8                           |
| HSTL15 class III | -0.3     | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 24                           | -8                           |
| HSTL18 class I   | -0.3     | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 9.6                          | -9.6                         |
| HSTL18 class II  | -0.3     | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 16                           | -16                          |
| HSTL18 class III | -0.3     | V <sub>REF</sub> - 0.1   | V <sub>REF</sub> + 0.1   | 3.6      | 0.4                  | V <sub>CCIO</sub> - 0.4  | 24                           | -8                           |

1. The average DC current drawn by I/Os between GND connections, or between the last GND in an I/O bank and the end of an I/O bank, as shown in the logic signal connections table shall not exceed n \* 8mA. Where n is the number of I/Os between bank GND connections or between the last GND in a bank and the end of a bank.

# sysIO Differential Electrical Characteristics LVDS

## **Over Recommended Operating Conditions**

| Parameter<br>Symbol                | Parameter Description                          | Test Conditions                                                | Min.                | Тур. | Max.  | Units |
|------------------------------------|------------------------------------------------|----------------------------------------------------------------|---------------------|------|-------|-------|
| V <sub>INP,</sub> V <sub>INM</sub> | Input voltage                                  |                                                                | 0                   | _    | 2.4   | V     |
| V <sub>THD</sub>                   | Differential input threshold                   |                                                                | +/-100              | _    | —     | mV    |
|                                    |                                                | 100mV ≤ V <sub>THD</sub>                                       | V <sub>THD</sub> /2 | 1.2  | 1.8   | V     |
| V <sub>CM</sub>                    | Input common mode voltage                      | 200mV ≤ V <sub>THD</sub>                                       | V <sub>THD</sub> /2 | 1.2  | 1.9   | V     |
|                                    |                                                | 350mV ≤ V <sub>THD</sub>                                       | V <sub>THD</sub> /2 | 1.2  | 2.0   | V     |
| I <sub>IN</sub>                    | Input current                                  | Power on or power off                                          | _                   | _    | +/-10 | μA    |
| V <sub>OH</sub>                    | Output high voltage for $V_{OP}$ or $V_{OM}$   | R <sub>T</sub> = 100 Ohm                                       | _                   | 1.38 | 1.60  | V     |
| V <sub>OL</sub>                    | Output low voltage for $V_{OP}$ or $V_{OM}$    | R <sub>T</sub> = 100 Ohm                                       | 0.9V                | 1.03 | —     | V     |
| V <sub>OD</sub>                    | Output voltage differential                    | (V <sub>OP</sub> - V <sub>OM</sub> ), R <sub>T</sub> = 100 Ohm | 250                 | 350  | 450   | mV    |
| $\Delta V_{OD}$                    | Change in V <sub>OD</sub> between high and low |                                                                | _                   | _    | 50    | mV    |
| V <sub>OS</sub>                    | Output voltage offset                          | $(V_{OP} - V_{OM})/2, R_T = 100 \text{ Ohm}$                   | 1.125               | 1.25 | 1.375 | V     |
| $\Delta V_{OS}$                    | Change in V <sub>OS</sub> between H and L      |                                                                | —                   | —    | 50    | mV    |
| I <sub>OSD</sub>                   | Output short circuit current                   | V <sub>OD</sub> = 0V Driver outputs shorted                    | —                   | _    | 6     | mA    |


## **Differential HSTL and SSTL**

Differential HSTL and SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

## BLVDS

The LatticeECP/EC devices support BLVDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-1 is one possible solution for bi-directional multi-point differential signals.

#### Figure 3-1. BLVDS Multi-point Output Example



#### Table 3-1. BLVDS DC Conditions<sup>1</sup>

#### **Over Recommended Operating Conditions**


|                     |                             | Typical |         |       |
|---------------------|-----------------------------|---------|---------|-------|
| Parameter           | Description                 | Zo = 45 | Zo = 90 | Units |
| Z <sub>OUT</sub>    | Output impedance            | 100     | 100     | ohm   |
| R <sub>TLEFT</sub>  | Left end termination        | 45      | 90      | ohm   |
| R <sub>TRIGHT</sub> | Right end termination       | 45      | 90      | ohm   |
| V <sub>OH</sub>     | Output high voltage         | 1.375   | 1.48    | V     |
| V <sub>OL</sub>     | Output low voltage          | 1.125   | 1.02    | V     |
| V <sub>OD</sub>     | Output differential voltage | 0.25    | 0.46    | V     |
| V <sub>CM</sub>     | Output common mode voltage  | 1.25    | 1.25    | V     |
| I <sub>DC</sub>     | DC output current           | 11.2    | 10.2    | mA    |

1. For input buffer, see LVDS table.

## LVPECL

The LatticeECP/EC devices support differential LVPECL standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-2 is one possible solution for point-to-point signals.

#### Figure 3-2. Differential LVPECL



#### Table 3-2. LVPECL DC Conditions<sup>1</sup>

#### **Over Recommended Operating Conditions**

| Parameter         | Description                 | Typical | Units |
|-------------------|-----------------------------|---------|-------|
| Z <sub>OUT</sub>  | Output impedance            | 100     | ohm   |
| R <sub>P</sub>    | Driver parallel resistor    | 150     | ohm   |
| R <sub>T</sub>    | Receiver termination        | 100     | ohm   |
| V <sub>OH</sub>   | Output high voltage         | 2.03    | V     |
| V <sub>OL</sub>   | Output low voltage          | 1.27    | V     |
| V <sub>OD</sub>   | Output differential voltage | 0.76    | V     |
| V <sub>CM</sub>   | Output common mode voltage  | 1.65    | V     |
| Z <sub>BACK</sub> | Back impedance              | 85.7    | ohm   |
| I <sub>DC</sub>   | DC output current           | 12.7    | mA    |

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS and other differential interfaces please see details of additional technical information at the end of this data sheet.

## RSDS

The LatticeECP/EC devices support differential RSDS standard. This standard is emulated using complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-3 is one possible solution for RSDS standard implementation. Use LVDS25E mode with suggested resistors for RSDS operation. Resistor values in Figure 3-3 are industry standard values for 1% resistors.




Figure 3-3. RSDS (Reduced Swing Differential Standard)


#### Table 3-3. RSDS DC Conditions

| Parameter         | Description                 | Typical | Units |
|-------------------|-----------------------------|---------|-------|
| Z <sub>OUT</sub>  | Output impedance            |         | ohm   |
| R <sub>S</sub>    | Driver series resistor      |         | ohm   |
| R <sub>P</sub>    | Driver parallel resistor    |         | ohm   |
| R <sub>T</sub>    | Receiver termination        |         | ohm   |
| V <sub>OH</sub>   | Output high voltage         |         | V     |
| V <sub>OL</sub>   | Output low voltage          |         | V     |
| V <sub>OD</sub>   | Output differential voltage |         | V     |
| V <sub>CM</sub>   | Output common mode voltage  |         | V     |
| Z <sub>BACK</sub> | Back impedance              |         | ohm   |
| I <sub>DC</sub>   | DC output current           |         | mA    |


## **5V Tolerant Input Buffer**

The input buffers of the LatticeECP/EC family of devices can support 5V signals by using a PCI Clamp and an external series resistor as shown in Figure 3-4. A suitable resistor can be selected by using the PCI Clamp Characteristic as shown in Figure 3-5.





## Figure 3-5. Typical PCI Clamp Current



## **Typical Building Block Function Performance**

## Pin-to-Pin Performance (LVCMOS25 12mA Drive)

| Function                          | -5 Timing                                | Units |
|-----------------------------------|------------------------------------------|-------|
| Basic Functions                   |                                          |       |
| 16-bit decoder                    | 6.8                                      | ns    |
| 32-bit decoder                    | 7.8                                      | ns    |
| 64-bit decoder                    | 8.4                                      | ns    |
| 4:1 MUX                           | 5.7                                      | ns    |
| 8:1 MUX                           | 5.9                                      | ns    |
| 16:1 MUX                          | 6.5                                      | ns    |
| 32:1 MUX                          | 6.9                                      | ns    |
| Combinatorial (pin to LUT to pin) | 5.3                                      | ns    |
| Embedded Memory Functions         |                                          |       |
| Pin to EBR input register setup   | 0.0                                      | ns    |
| EBR output clock to pin           | 11.3                                     | ns    |
| Distributed PFU RAM               | L. L |       |
| Pin to PFU RAM register setup     | 0.0                                      | ns    |
| PFU RAM clock to pin              | 6.8                                      | ns    |

## **Register-to-Register Performance**

| Function                     | -5 Timing | Units |
|------------------------------|-----------|-------|
| Basic Functions              |           |       |
| 16-bit decoder               | 263       | MHz   |
| 32-bit decoder               | 230       | MHz   |
| 64-bit decoder               | 211       | MHz   |
| 4:1 MUX                      | 500       | MHz   |
| 8:1 MUX                      | 375       | MHz   |
| 16:1 MUX                     | 360       | MHz   |
| 32:1 MUX                     | 373       | MHz   |
| 8-bit adder                  | 314       | MHz   |
| 16-bit adder                 | 251       | MHz   |
| 64-bit adder                 | 146       | MHz   |
| 16-bit counter               | 360       | MHz   |
| 32-bit counter               | 280       | MHz   |
| 64-bit counter               | 180       | MHz   |
| 64-bit accumulator           | 125       | MHz   |
| Embedded Memory Functions    |           |       |
| 256x36 Single Port RAM       | 305       | MHz   |
| 512x18 True-Dual Port RAM    | 308       | MHz   |
| Distributed Memory Functions |           |       |
| 16x2 Single Port RAM         | 455       | MHz   |
| 64x2 Single Port RAM         | 244       | MHz   |
| 128x4 Single Port RAM        | 196       | MHz   |
| 32x2 Pseudo-Dual Port RAM    | 341       | MHz   |
| 64x4 Pseudo-Dual Port RAM    | 303       | MHz   |

## **Register-to-Register Performance (Continued)**

| Function                                         | -5 Timing | Units |
|--------------------------------------------------|-----------|-------|
| DSP Function                                     |           |       |
| 9x9 Pipelined Multiply/Accumulate <sup>1</sup>   | 265       | MHz   |
| 18x18 Pipelined Multiply/Accumulate <sup>1</sup> | 226       | MHz   |
| 36x36 Pipelined Multiply <sup>1</sup>            | 177       | MHz   |

1. Applies to LatticeECP devices only.

## **Derating Timing Tables**

Logic Timing provided in the following sections of the data sheet and the ispLEVER design tools are worst-case numbers in the operating range. Actual delays at nominal temperature and voltage for best-case process, can be much better than the values given in the tables. To calculate logic timing numbers at a particular temperature and voltage multiply the noted numbers with the derating factors provided below.

The junction temperature for the FPGA depends on the power dissipation by the device, the package thermal characteristics ( $\Theta_{JA}$ ), and the ambient temperature, as calculated with the following equation:

$$T_{JMAX} = T_{AMAX} + (Power * \Theta_{JA})$$

The user must determine this temperature and then use it to determine the derating factor based on the following derating tables:  $T_J \circ C$ .

Table 3-4. Delay Derating Table for Internal Blocks

| T <sub>J</sub> ℃ | T <sub>J</sub> ℃ | Pov   | Power Supply Voltage |       |  |  |  |  |
|------------------|------------------|-------|----------------------|-------|--|--|--|--|
| Commercial       | Industrial       | 1.14V | 1.2V                 | 1.26V |  |  |  |  |
|                  | -40              |       |                      |       |  |  |  |  |
|                  | -25              |       |                      |       |  |  |  |  |
| 0                | 15               |       |                      |       |  |  |  |  |
| 25               | 40               |       |                      |       |  |  |  |  |
| 85               | 100              |       |                      |       |  |  |  |  |
| 100              | 115              |       |                      |       |  |  |  |  |
| 110              | 125              |       |                      |       |  |  |  |  |
| 125              | _                |       |                      |       |  |  |  |  |

## LatticeECP/EC External Switching Characteristics

|                      |                                                                           |        | -5 -4 |      | -3   |      |      |       |       |
|----------------------|---------------------------------------------------------------------------|--------|-------|------|------|------|------|-------|-------|
| Parameter            | Description                                                               | Device | Min.  | Max. | Min. | Max. | Min. | Max.  | Units |
| General I/O          | General I/O Pin Parameters (Using Primary Clock without PLL) <sup>1</sup> |        |       |      |      |      |      |       |       |
| t <sub>CO</sub>      | Clock to Output - PIO Output Register                                     | LFEC20 | —     | 6.75 | -    | 8.43 | —    | 11.25 | ns    |
| t <sub>SU</sub>      | Clock to Data Setup - PIO Input Register                                  | LFEC20 | 0.00  | —    | 0.00 | —    | 0.00 | —     | ns    |
| t <sub>H</sub>       | Clock to Data Hold - PIO Input Register                                   | LFEC20 | 2.55  | —    | 3.19 | —    | 4.25 | —     | ns    |
| t <sub>SU_DEL</sub>  | Clock to Data Setup - PIO Input Register with data input delay            | LFEC20 | 2.85  | _    | 3.42 | _    | 3.99 | _     | ns    |
| t <sub>H_DEL</sub>   | Clock to Data Hold - PIO Input Register with Input Data Delay             | LFEC20 | 0.00  | _    | 0.00 | _    | 0.00 | _     | ns    |
| f <sub>MAX_IO</sub>  | Clock Frequency of I/O and PFU<br>Register                                | LFEC20 | _     |      | _    |      | _    |       | Mhz   |
| DDR I/O Pin          | Parameters <sup>2</sup>                                                   |        |       |      |      |      |      |       |       |
| t <sub>DVBDQ</sub>   | Data Valid Before DQS (DDR Read)                                          | LFEC20 | —     |      | —    |      | —    |       | ps    |
| t <sub>DVADQ</sub>   | Data Valid After DQS (DDR Read)                                           | LFEC20 |       | —    |      | —    |      | —     | ps    |
| t <sub>DQ_SK</sub>   | Data Skew (DDR Write)                                                     | LFEC20 | —     |      | _    |      | -    |       | ps    |
| t <sub>DQS_JIT</sub> | DQS Jitter (DDR Write)                                                    | LFEC20 | -     |      | —    |      | —    |       | ps    |
| f <sub>MAX_DDR</sub> | DDR Clock Frequency                                                       | LFEC20 | —     | 166  | —    |      | —    |       | MHz   |

## **Over Recommended Operating Conditions**

1. General timing numbers based on LVCMOS2.5V, 12 mA.

2. DDR timing numbers based on SSTL I/O.

# LatticeECP/EC Internal Timing Parameters<sup>1</sup>

|                         | Over Recommended                                     | •         | 5      |        | 4         | _     | 3     |       |
|-------------------------|------------------------------------------------------|-----------|--------|--------|-----------|-------|-------|-------|
| Parameter               | Description                                          | -<br>Min. | Max.   | Min.   | +<br>Max. | Min.  | Max.  | Units |
| PFU/PFF Logic I         | -                                                    | WIIII.    | IVIAX. | IVIII. | IVIAX.    |       |       | Units |
|                         |                                                      |           | 0.25   |        | 0.21      |       | 0.26  |       |
| tLUT4_PFU               | LUT4 delay (A to D inputs to F output)               |           | 0.25   |        | 0.31      |       | 0.36  | ns    |
| t <sub>LUT6_PFU</sub>   | LUT6 delay (A to D inputs to OFX output)             |           | 0.55   |        | 0.66      |       | 0.77  | ns    |
| t <sub>LSR_PFU</sub>    | Set/Reset to output of PFU                           |           | 0.81   | —      | 0.98      | —     | 1.14  | ns    |
| t <sub>SUM_PFU</sub>    | Clock to Mux (M0,M1) input setup time                | 0.08      |        | 0.10   |           | 0.11  | _     | ns    |
| t <sub>HM_PFU</sub>     | Clock to Mux (M0,M1) input hold time                 | -0.06     | —      | -0.07  |           | -0.08 |       | ns    |
| t <sub>SUD_PFU</sub>    | Clock to D input setup time                          | 0.09      | —      | 0.10   |           | 0.12  | —     | ns    |
| t <sub>HD_PFU</sub>     | Clock to D input hold time                           | -0.04     | —      | -0.04  | -         | -0.05 |       | ns    |
| t <sub>CK2Q_PFU</sub>   | Clock to Q delay, D-type register configura-<br>tion | _         | 0.43   | _      | 0.51      | —     | 0.60  | ns    |
| t <sub>LE2Q_PFU</sub>   | Clock to Q delay latch configuration                 | —         | 0.54   | _      | 0.65      |       | 0.76  | ns    |
| t <sub>LD2Q_PFU</sub>   | D to Q throughput delay when latch is enabled        | _         | 0.50   | —      | 0.60      | _     | 0.69  | ns    |
| PFU Memory Mo           | de Timing                                            |           |        |        |           |       |       |       |
| t <sub>CORAM_PFU</sub>  | Clock to Output                                      | _         | 0.43   | —      | 0.51      | —     | 0.60  | ns    |
| t <sub>SUDATA_PFU</sub> | Data Setup Time                                      | -0.25     | —      | -0.30  | _         | -0.34 | —     | ns    |
| t <sub>HDATA_PFU</sub>  | Data Hold Time                                       | -0.06     | —      | -0.07  | _         | -0.08 | _     | ns    |
| t <sub>SUADDR_PFU</sub> | Address Setup Time                                   | -0.66     |        | -0.79  |           | -0.92 |       | ns    |
| t <sub>HADDR_PFU</sub>  | Address Hold Time                                    | -0.27     | _      | -0.33  |           | -0.38 |       | ns    |
| t <sub>SUWREN_PFU</sub> | Write/Read Enable Setup Time                         | -0.30     |        | -0.36  |           | -0.42 |       | ns    |
| t <sub>HWREN_PFU</sub>  | Write/Read Enable Hold Time                          | -0.21     |        | -0.25  |           | -0.29 |       | ns    |
| PIC Timing              |                                                      |           |        |        |           |       |       |       |
| PIO Input/Outpu         | t Buffer Timing                                      |           |        |        |           |       |       |       |
| t <sub>IN_PIO</sub>     | Input Buffer Delay                                   | _         |        | _      |           |       |       | ns    |
|                         | Output Buffer Delay                                  | _         |        | _      |           |       |       | ns    |
| IOLOGIC Input/C         | Dutput Timing                                        |           |        |        |           |       |       |       |
| t <sub>SUI_PIO</sub>    | Input Register Setup Time (Data Before Clock)        |           | 0.12   |        | 0.14      | _     | 0.17  | ns    |
| t <sub>HI_PIO</sub>     | Input Register Hold Time (Data after Clock)          | _         | -0.09  | _      | -0.11     | _     | -0.13 | ns    |
|                         | Output Register Clock to Output Delay                | _         | 0.75   |        | 0.90      |       | 1.05  | ns    |
| t <sub>SUCE_PIO</sub>   | Input Register Clock Enable Setup Time               | _         | -0.02  |        | -0.02     |       | -0.03 | ns    |
| t <sub>HCE_PIO</sub>    | Input Register Clock Enable Hold Time                | _         | 0.12   | _      | 0.14      |       | 0.17  | ns    |
| t <sub>SULSR_PIO</sub>  | Set/Reset Setup Time                                 | 0.10      | 0.24   | 0.12   | 0.29      | 0.14  | 0.34  | ns    |
| t <sub>HLSR_PIO</sub>   | Set/Reset Hold Time                                  | -0.24     | -0.10  | -0.29  | -0.12     | -0.34 | -0.14 | ns    |
| EBR Timing              |                                                      |           |        |        |           |       |       |       |
| t <sub>CO_EBR</sub>     | Clock to output from Address or Data                 | _         | 3.80   |        | 4.55      |       | 5.31  | ns    |
| t <sub>COO_EBR</sub>    | Clock to output from EBR output Register             |           |        |        |           |       |       | ns    |
| tS <sub>UDATA_EBR</sub> | Setup Data to EBR Memory                             | -0.34     |        | -0.41  |           | -0.48 |       | ns    |
| tHDATA_EBR              | Hold Data to EBR Memory                              | 0.37      |        | 0.44   |           | 0.52  |       | ns    |
| tsuaddr_ebr             | Setup Address to EBR Memory                          | -0.34     |        | -0.41  |           | -0.48 |       | ns    |
| tHADDR_EBR              | Hold Address to EBR Memory                           | 0.37      |        | 0.45   |           | 0.52  |       | ns    |
| t <sub>SUWREN_EBR</sub> | Setup Write/Read Enable to PFU Memory                | -0.22     |        | -0.26  |           | -0.30 |       | ns    |
| -SOMKEN_ERK             |                                                      | 0.22      |        | 0.20   |           | 0.00  |       |       |

## **Over Recommended Operating Conditions**

# LatticeECP/EC Internal Timing Parameters<sup>1</sup> (Continued)

|                          |                                                     | -5    |      | -4    |      | -3    |      |       |
|--------------------------|-----------------------------------------------------|-------|------|-------|------|-------|------|-------|
| Parameter                | Description                                         | Min.  | Max. | Min.  | Max. | Min.  | Max. | Units |
| t <sub>HWREN_EBR</sub>   | Hold Write/Read Enable to PFU Memory                | 0.23  | —    | 0.28  | —    | 0.33  | —    | ns    |
| <sup>t</sup> SUCE_EBR    | Clock Enable Setup Time to EBR Output Register      | 0.18  | _    | 0.21  | _    | 0.25  | _    | ns    |
| t <sub>HCE_EBR</sub>     | Clock Enable Hold Time to EBR Output Register       | -0.17 | _    | -0.20 | _    | -0.24 | _    | ns    |
| t <sub>RSTO_EBR</sub>    | Reset To Output Delay Time from EBR Output Register |       | 1.47 | _     | 1.76 | _     | 2.05 | ns    |
| PLL Parameters           | 5                                                   |       |      |       |      |       |      |       |
| t <sub>RSTREC</sub>      | Reset Recovery to Rising Clock                      | —     |      |       |      |       |      | ns    |
| t <sub>RSTSU</sub>       | Reset Signal Setup Time                             | 1     | —    | 1     | _    | 1     | —    | ns    |
| t <sub>RSTW</sub>        | Reset Signal Pulse Width                            | 1.8   | _    | 1.8   |      | 1.8   | _    | ns    |
| DSP Block Timi           | ng²                                                 |       |      |       |      |       |      | •     |
| t <sub>SUI_DSP</sub>     | Input Register Setup Time                           |       |      |       |      |       |      | ns    |
| t <sub>HI_DSP</sub>      | Input Register Hold Time                            | _     |      |       |      |       |      | ns    |
| t <sub>SUP_DSP</sub>     | Pipeline Register Setup Time                        | _     |      | _     |      | _     |      | ns    |
| t <sub>HP_DSP</sub>      | Pipeline Register Hold Time                         | _     |      |       |      |       |      | ns    |
| t <sub>SUO_DSP</sub>     | Output Register Setup Time                          | _     |      |       |      |       |      | ns    |
| t <sub>HO_DSP</sub>      | Output Register Hold Time                           | _     |      | —     |      | —     |      | ns    |
| t <sub>COI_DSP</sub>     | Input Register Clock to Output Time                 | _     |      |       |      |       |      | ns    |
| t <sub>COP_DSP</sub>     | Pipeline Register Clock to Output Time              | _     |      | —     |      | —     |      | ns    |
| t <sub>COO_DSP</sub>     | Output Register Clock to Output Time                |       |      | —     |      | —     |      | ns    |
| t <sub>COOVRFL_DSP</sub> | Overflow Register Clock to Output Time              |       |      | —     |      | —     |      | ns    |
| t <sub>SUADSUB</sub>     | AdSub Setup Time                                    |       |      |       |      |       |      | ns    |
| t <sub>HADSUB</sub>      | AdSub Hold Time                                     |       |      |       |      |       |      | ns    |
| t <sub>SUSIGN</sub>      | Sign Setup Time                                     |       |      |       |      |       |      | ns    |
| t <sub>HSIGN</sub>       | Sign Hold Time                                      |       |      |       |      |       |      | ns    |
| t <sub>SUACCSLOAD</sub>  | Accumulator Load Setup Time                         | _     |      |       |      |       |      | ns    |
| t <sub>HACCSLOAD</sub>   | Accumulator Load Hold Time                          |       |      |       |      |       |      | ns    |

#### **Over Recommended Operating Conditions**

1. Internal parameters are characterized but not tested on every device.

2. These parameters apply to LatticeECP devices only.

# Timing Diagrams

## **PFU Timing Diagrams**

Figure 3-6. Slice Single/Dual Port Write Cycle Timing






Figure 3-7. Slice Single /Dual Port Read Cycle Timing




## **EBR Memory Timing Diagrams**

Figure 3-8. Read/Write Mode (Normal)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-9. Read/Write Mode with Input and Output Registers







Figure 3-10. Read Before Write (SP Read/Write on Port A, Input Registers Only)

Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

Figure 3-11. Write Through (SP Read/Write On Port A, Input Registers Only)



Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

# LatticeECP/EC Family Timing Adders<sup>1</sup>

| Buffer Type      | Description                    | -5   | -4   | -3   | Units |
|------------------|--------------------------------|------|------|------|-------|
| Input Adjusters  | •                              |      |      |      |       |
| LVDS25           | LVDS                           | 0.41 | 0.50 | 0.58 | ns    |
| BLVDS25          | BLVDS                          | 0.41 | 0.50 | 0.58 | ns    |
| VPECL33          | LVPECL                         | 0.50 | 0.60 | 0.70 | ns    |
| HSTL18_I         | HSTL_18 class I                | 0.41 | 0.49 | 0.57 | ns    |
| HSTL18_II        | HSTL_18 class II               | 0.41 | 0.49 | 0.57 | ns    |
| HSTL18_III       | HSTL_18 class III              | 0.41 | 0.49 | 0.57 | ns    |
| HSTL18D_I        | Differential HSTL 18 class I   | 0.37 | 0.44 | 0.52 | ns    |
| HSTL18D_II       | Differential HSTL 18 class II  | 0.37 | 0.44 | 0.52 | ns    |
| HSTL18D_III      | Differential HSTL 18 class III | 0.37 | 0.44 | 0.52 | ns    |
| HSTL15_I         | HSTL_15 class I                | 0.40 | 0.48 | 0.56 | ns    |
| HSTL15_III       | HSTL_15 class III              | 0.40 | 0.48 | 0.56 | ns    |
| HSTL15D_I        | Differential HSTL 15 class I   | 0.37 | 0.44 | 0.51 | ns    |
| HSTL15D_III      | Differential HSTL 15 class III | 0.37 | 0.44 | 0.51 | ns    |
| SSTL33_I         | SSTL_3 class I                 | 0.46 | 0.55 | 0.64 | ns    |
| SSTL33_II        | SSTL_3 class II                | 0.46 | 0.55 | 0.64 | ns    |
| SSTL33D_I        | Differential SSTL_3 class I    | 0.39 | 0.47 | 0.55 | ns    |
| SSTL33D_II       | Differential SSTL_3 class II   | 0.39 | 0.47 | 0.55 | ns    |
| SSTL25_I         | SSTL_2 class I                 | 0.43 | 0.51 | 0.60 | ns    |
| SSTL25_II        | SSTL_2 class II                | 0.43 | 0.51 | 0.60 | ns    |
| SSTL25D_I        | Differential SSTL_2 class I    | 0.38 | 0.45 | 0.53 | ns    |
| SSTL25D_II       | Differential SSTL_2 class II   | 0.38 | 0.45 | 0.53 | ns    |
| SSTL18_I         | SSTL_18 class I                | 0.40 | 0.48 | 0.56 | ns    |
| SSTL18D_I        | Differential SSTL_18 class I   | 0.37 | 0.44 | 0.51 | ns    |
| _VTTL33          | LVTTL                          | 0.07 | 0.09 | 0.10 | ns    |
| _VCMOS33         | LVCMOS 3.3                     | 0.07 | 0.09 | 0.10 | ns    |
| VCMOS25          | LVCMOS 2.5                     | 0.00 | 0.00 | 0.00 | ns    |
| _VCMOS18         | LVCMOS 1.8                     | 0.07 | 0.09 | 0.10 | ns    |
| VCMOS15          | LVCMOS 1.5                     | 0.24 | 0.29 | 0.33 | ns    |
| VCMOS12          | LVCMOS 1.2                     | 1.27 | 1.52 | 1.77 | ns    |
| PCI33            | PCI                            | 0.07 | 0.09 | 0.10 | ns    |
| Output Adjusters |                                |      | L    |      | 1     |
| VDS25E           | LVDS 2.5 E                     |      |      |      | ns    |
| VDS25            | LVDS 2.5                       |      |      |      | ns    |
| BLVDS25          | BLVDS 2.5                      |      |      |      | ns    |
| VPECL33          | LVPECL 3.3                     |      |      |      | ns    |
| HSTL18_I         | HSTL_18 class I                |      |      |      | ns    |
| HSTL18_II        | HSTL_18 class II               |      |      |      | ns    |
| HSTL18_III       | HSTL_18 class III              |      |      |      | ns    |
| ISTL18D_I        | Differential HSTL 18 class I   |      |      |      | ns    |
| HSTL18D_II       | Differential HSTL 18 class II  |      |      |      | ns    |
| HSTL18D_III      | Differential HSTL 18 class III |      |      |      | ns    |
| HSTL15_I         | HSTL_15 class I                |      |      |      | ns    |

#### **Over Recommended Operating Conditions**

# LatticeECP/EC Family Timing Adders<sup>1</sup> (Continued)

| Buffer Type   | Description                    | -5   | -4   | -3   | Units |
|---------------|--------------------------------|------|------|------|-------|
| HSTL15_II     | HSTL_15 class II               |      |      |      | ns    |
| HSTL15_III    | HSTL_15 class III              |      |      |      | ns    |
| HSTL15D_I     | Differential HSTL 15 class I   |      |      |      | ns    |
| HSTL15D_III   | Differential HSTL 15 class III |      |      |      | ns    |
| SSTL33_I      | SSTL_3 class I                 |      |      |      | ns    |
| SSTL33_II     | SSTL_3 class II                |      |      |      | ns    |
| SSTL33D_I     | Differential SSTL_3 class I    |      |      |      | ns    |
| SSTL33D_II    | Differential SSTL_3 class II   |      |      |      | ns    |
| SSTL25_I      | SSTL_2 class I                 |      |      |      | ns    |
| SSTL25_II     | SSTL_2 class II                |      |      |      | ns    |
| SSTL25D_I     | Differential SSTL_2 class I    |      |      |      | ns    |
| SSTL25D_II    | Differential SSTL_2 class II   |      |      |      | ns    |
| SSTL18_I      | SSTL_1.8 class I               |      |      |      | ns    |
| SSTL18D_I     | Differential SSTL_1.8 class I  |      |      |      | ns    |
| LVTTL33_4mA   | LVTTL 4mA drive                |      |      |      | ns    |
| LVTTL33_8mA   | LVTTL 8mA drive                |      |      |      | ns    |
| LVTTL33_12mA  | LVTTL 12mA drive               |      |      |      | ns    |
| LVTTL33_16mA  | LVTTL 16mA drive               |      |      |      | ns    |
| LVTTL33_20mA  | LVTTL 20mA drive               |      |      |      | ns    |
| LVCMOS33_4mA  | LVCMOS 3.3 4mA drive           |      |      |      | ns    |
| LVCMOS33_8mA  | LVCMOS 3.3 8mA drive           |      |      |      | ns    |
| LVCMOS33_12mA | LVCMOS 3.3 12mA drive          |      |      |      | ns    |
| LVCMOS33_16mA | LVCMOS 3.3 16mA drive          |      |      |      | ns    |
| LVCMOS33_20mA | LVCMOS 3.3 20mA drive          |      |      |      | ns    |
| LVCMOS25_4mA  | LVCMOS 2.5 4mA drive           |      |      |      | ns    |
| LVCMOS25_8mA  | LVCMOS 2.5 8mA drive           |      |      |      | ns    |
| LVCMOS25_12mA | LVCMOS 2.5 12mA drive          | 0.00 | 0.00 | 0.00 | ns    |
| LVCMOS25_16mA | LVCMOS 2.5 16mA drive          |      |      |      | ns    |
| LVCMOS25_20mA | LVCMOS 2.5 20mA drive          |      |      |      | ns    |
| LVCMOS18_4mA  | LVCMOS 1.8 4mA drive           |      |      |      | ns    |
| LVCMOS18_8mA  | LVCMOS 1.8 8mA drive           |      |      |      | ns    |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive          |      |      |      | ns    |
| LVCMOS18_16mA | LVCMOS 1.8 16mA drive          |      |      |      | ns    |
| LVCMOS15_4mA  | LVCMOS 1.5 4mA drive           |      |      |      | ns    |
| LVCMOS15_8mA  | LVCMOS 1.5 8mA drive           |      |      |      | ns    |
| LVCMOS12_2mA  | LVCMOS 1.2 2mA drive           |      |      |      | ns    |
| LVCMOS12_6mA  | LVCMOS 1.2 6mA drive           |      |      |      | ns    |
| LVCMOS12_4mA  | LVCMOS 1.2 4mA drive           |      |      |      | ns    |
| PCI33         | PCI33                          |      |      |      | ns    |

1. Timing adders are characterized but not tested on every device.

## sysCLOCK PLL Timing

| Parameter                      | Descriptions                                  | Conditions                  | Min.  | Max.    | Units |
|--------------------------------|-----------------------------------------------|-----------------------------|-------|---------|-------|
| f <sub>IN</sub>                | Input Clock Frequency (CLKI, CLKFB)           |                             | 33    | 420     | MHz   |
| fout                           | Output Clock Frequency (CLKOP, CLKOS)         |                             | 33    | 420     | MHz   |
| f <sub>OUT2</sub>              | K-Divider Output Frequency (CLKOK)            |                             | 0.258 | 210     | MHz   |
| f <sub>VCO</sub>               | PLL VCO Frequency                             |                             | 420   | 840     | MHz   |
| f <sub>PFD</sub>               | Phase Detector Input Frequency                |                             | 33    | —       | MHz   |
| AC Characteristics             | <u>,                                     </u> |                             |       |         |       |
| t <sub>DT</sub>                | Output Clock Duty Cycle                       | default duty cycle selected | 45    | 55      | %     |
| +.                             | Output Clock Period Jitter                    | f <sub>OUT</sub> ≥ 100MHz   | _     | +/- 100 | ps    |
| <sup>t</sup> OPJIT             |                                               | f <sub>OUT</sub> < 100MHz   | _     | 0.02    | UIPP  |
| t <sub>SK</sub>                | Input Clock to Output Clock Skew              | Divider ratio = integer     | _     | +/- 200 | ps    |
| t <sub>W</sub>                 | Output Clock Pulse Width                      | At 90% or 10%               | 1     | —       | ns    |
| t <sub>LOCK</sub> <sup>1</sup> | PLL Lock-in Time                              |                             | _     | 150     | us    |
| t <sub>PA</sub>                | Programmable Delay Unit                       |                             | 100   | 400     | ps    |
| t <sub>R</sub> /t <sub>F</sub> | Input Clock Rise/Fall Time                    | 10% to 90%                  | _     | 1       | ns    |
| t <sub>IPJIT</sub>             | Input Clock Period Jitter                     |                             | —     | +/- 200 | ps    |
| t <sub>HI</sub>                | Input Clock High Time                         | 90% to 90%                  | 0.5   | —       | ns    |
| t <sub>LO</sub>                | Input Clock Low Time                          | 10% to 10%                  | 0.5   | —       | ns    |

#### **Over Recommended Operating Conditions**

1. Output clock is valid after t<sub>LOCK</sub> for PLL reset and dynamic delay adjustment.

# LatticeECP/EC sysCONFIG Port Timing Specifications

| Over Recommended Operating Conditions |                                                              |      |      |          |               |  |
|---------------------------------------|--------------------------------------------------------------|------|------|----------|---------------|--|
| Parameter                             | Description                                                  | Min. | Тур. | Max.     | Units         |  |
| sysCONFIG By                          | e Data Flow                                                  |      | •    |          | 1             |  |
| t <sub>SUCBDI</sub>                   | Byte D[0:7] Setup Time to CCLK                               |      | 12   | —        | ns            |  |
| t <sub>HCBDI</sub>                    | Byte D[0:7] Hold Time to CCLK                                |      | 0    | —        | ns            |  |
| t <sub>CODO</sub>                     | Clock to Dout in Flowthrough Mode                            | —    |      |          | ns            |  |
| t <sub>SUCS</sub>                     | CS[0:1] Setup Time to CCLK                                   |      | 12   | —        | ns            |  |
| t <sub>HCS</sub>                      | CS[0:1] Hold Time to CCLK                                    |      | 0    | —        | ns            |  |
| t <sub>SUWD</sub>                     | Write Signal Setup Time to CCLK                              |      |      | —        | ns            |  |
| t <sub>HWD</sub>                      | Write Signal Hold Time to CCLK                               |      |      | —        | ns            |  |
| t <sub>DCB</sub>                      | CCLK to BUSY Delay Time                                      | —    | 12   |          | ns            |  |
| t <sub>CORD</sub>                     | Clock to Out for Read Data                                   | —    |      |          | ns            |  |
| sysCONFIG Byt                         | e Slave Clocking                                             |      | 1    | 1        | 1             |  |
| t <sub>BSCH</sub>                     | Byte Slave Clock Minimum High Pulse                          |      | 6    | —        | ns            |  |
| t <sub>BSCL</sub>                     | Byte Slave Clock Minimum Low Pulse                           |      | 6    | —        | ns            |  |
| t <sub>BSCYC</sub>                    | Byte Slave Clock Cycle Time                                  |      | 12   | —        | ns            |  |
| tsuscdi                               | Din Setup time to CCLK Slave Mode                            |      | 5    | —        | ns            |  |
| t <sub>HSCDI</sub>                    | Din Hold Time to CCLK Slave Mode                             |      | 0    | —        | ns            |  |
| t <sub>CODO</sub>                     | Clock to Dout in Flowthrough Mode                            | _    | 12   |          | ns            |  |
|                                       | ial (Bit) Data Flow                                          |      |      |          |               |  |
| t <sub>SUMCDI</sub>                   | Din Setup Time to CCLK Master Mode                           |      | 5    | —        | ns            |  |
| t <sub>HMCDI</sub>                    | Din Hold Time to CCLK Master Mode                            |      | 0    | _        | ns            |  |
|                                       | ial Slave Clocking                                           |      | 1    |          |               |  |
| t <sub>SSCH</sub>                     | Serial Slave Clock Minimum High Pulse                        |      | 6    | —        | ns            |  |
| t <sub>SSCL</sub>                     | Serial Slave Clock Minimum Low Pulse                         |      | 6    | —        | ns            |  |
|                                       | R, Initialization and Wake Up                                |      |      |          |               |  |
| t <sub>ICFG</sub>                     | Initialization time of Internal CONFIG Circuit               | _    | 5    |          | ms            |  |
| t <sub>VMC</sub>                      | Time from t <sub>ICFG</sub> to valid Master Clock            | _    | 5    |          | us            |  |
| t <sub>PRGMRJ</sub>                   | Program Pin Pulse Rejection                                  |      | 10   |          | ns            |  |
| t <sub>PRGM</sub>                     | Low time to Start Configuration                              |      | 25   | —        | ns            |  |
|                                       | INIT Delay Time                                              |      | 25   |          | ns            |  |
|                                       | Delay Time from Program Low to INIT Low                      |      |      |          | ns            |  |
|                                       | Delay Time from Program Low to Done Low                      |      | 37   |          | ns            |  |
| tiodiss                               | User I/O Disable                                             |      |      |          | ns            |  |
| t <sub>IOENSS</sub>                   | User I/O Enabled Time from GOE Being Released During Wake-up |      |      |          | ns            |  |
| t <sub>MWC</sub>                      | Additional Wake Master Clock Signals After Done Pin High     |      | 128  |          | Typical cycle |  |
| sysCONFIG SP                          |                                                              |      |      |          |               |  |
| t <sub>CFGX</sub>                     | Init High to Clock Low                                       | _    | 80   |          | ns            |  |
| t <sub>CSSPI</sub>                    | Init High to CSSPIN Low                                      |      | 2    |          | ns            |  |
| t <sub>CSCCLK</sub>                   | Clock Low to CSSPIN Low                                      | _    | 0    |          | ns            |  |
| t <sub>SOCDO</sub>                    | Clock Low to Output Valid                                    |      | 15   |          | ns            |  |
| t <sub>SOSU</sub>                     | Data Setup Time                                              |      | 5    | _        | ns            |  |
| t <sub>SOE</sub>                      | CSSPIN Active Setup Time                                     |      | 0    | _        | ns            |  |
| t <sub>CSPID</sub>                    | CSSPIN Low to First Clock Edge Setup Time                    |      | 400  | <u> </u> | ns            |  |

## over Recommended Operating Conditions

## LatticeECP/EC sysCONFIG Port Timing Specifications

Over Recommended Operating Conditions

| Clock Mode   | Min. | Тур. | Max. | Units |
|--------------|------|------|------|-------|
| Master Clock | 1    | 1    |      | 1     |
| 5MHz         | 3.78 | 5.4  | 7.02 | MHz   |
| 10MHz        | 7    | 10   | 13   | MHz   |
| 15MHz        | 10.5 | 15   | 19.5 | MHz   |
| 20MHz        | 14   | 20   | 26   | MHz   |
| 25MHz        | 18.2 | 26   | 33.8 | MHz   |
| 30MHz        | 21   | 30   | 39   | MHz   |
| 35MHz        | 23.8 | 34   | 44.2 | MHz   |
| 40MHz        | 28.7 | 41   | 53.3 | MHz   |
| 45MHz        | 31.5 | 45   | 58.5 | MHz   |
| 50MHz        | 35.7 | 51   | 66.3 | MHz   |
| 55MHz        | 38.5 | 55   | 71.5 | MHz   |
| 60MHz        | 42   | 60   | 78   | MHz   |
| Duty Cycle   | 40   | —    | 60   | %     |

# **JTAG Port Timing Specifications**


## **Over Recommended Operating Conditions**

| Symbol               | Parameter                                                          | Min. | Max. | Units |
|----------------------|--------------------------------------------------------------------|------|------|-------|
| f <sub>MAX</sub>     | TCK Clock Frequency                                                | _    | 25   | MHz   |
| t <sub>BTCP</sub>    | TCK [BSCAN] clock pulse width                                      | 40   | _    | ns    |
| t <sub>BTCPH</sub>   | TCK [BSCAN] clock pulse width high                                 | 20   | _    | ns    |
| t <sub>BTCPL</sub>   | TCK [BSCAN] clock pulse width low                                  | 20   | _    | ns    |
| t <sub>BTS</sub>     | TCK [BSCAN] setup time                                             | 8    | _    | ns    |
| t <sub>BTH</sub>     | TCK [BSCAN] hold time                                              | 10   | _    | ns    |
| t <sub>BTRF</sub>    | TCK [BSCAN] rise/fall time                                         | 50   | _    | mV/ns |
| t <sub>BTCO</sub>    | TAP controller falling edge of clock to valid output               | _    | 10   | ns    |
| t <sub>BTCODIS</sub> | TAP controller falling edge of clock to valid disable              | _    | 10   | ns    |
| t <sub>BTCOEN</sub>  | TAP controller falling edge of clock to valid enalbe               | _    | 10   | ns    |
| t <sub>BTCRS</sub>   | BSCAN test capture register setup time                             | 8    | _    | ns    |
| t <sub>BTCRH</sub>   | BSCAN test capture register hold time                              | 10   | _    | ns    |
| t <sub>BUTCO</sub>   | BSCAN test update register, falling edge of clock to valid output  | —    | 25   | ns    |
| t <sub>BTUODIS</sub> | BSCAN test update register, falling edge of clock to valid disable | —    | 25   | ns    |
| t <sub>BTUPOEN</sub> | BSCAN test update register, falling edge of clock to valid enable  | —    | 25   | ns    |

## **Switching Test Conditions**

Figure 3-12 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Figure 3-5.

#### Figure 3-12. Output Test Load, LVTTL and LVCMOS Standards



\*CL Includes Test Fixture and Probe Capacitance

#### Table 3-5. Test Fixture Required Components, Non-Terminated Interfaces

| Test Condition                                   | R <sub>1</sub> | CL  | Timing Ref.               | VT              |
|--------------------------------------------------|----------------|-----|---------------------------|-----------------|
|                                                  |                |     | LVCMOS 3.3 = 1.5V         | —               |
|                                                  |                |     | LVCMOS 2.5 = $V_{CCIO}/2$ | —               |
| LVTTL and other LVCMOS settings (L -> H, H -> L) | $\infty$       | 0pF | _                         |                 |
|                                                  |                |     | LVCMOS 1.5 = $V_{CCIO}/2$ | —               |
|                                                  |                |     | LVCMOS 1.2 = $V_{CCIO}/2$ | _               |
| LVCMOS 2.5 I/O (Z -> H)                          |                |     | V <sub>CCIO</sub> /2      | V <sub>OL</sub> |
| LVCMOS 2.5 I/O (Z -> L)                          |                | 0pF | V <sub>CCIO</sub> /2      | V <sub>OH</sub> |
| LVCMOS 2.5 I/O (H -> Z)                          | 188            | Opr | V <sub>OH</sub> - 0.15    | V <sub>OL</sub> |
| LVCMOS 2.5 I/O (L -> Z)                          |                |     | V <sub>OL</sub> + 0.15    | V <sub>OH</sub> |

Note: Output test conditions for all other interfaces are determined by the respective standards.



# LatticeECP/EC Family Data Sheet Pinout Information

June 2004

#### **Advance Data Sheet**

## **Signal Descriptions**

| Signal Name                                 | Signal Name I/O Descriptions |                                                                                                                                                                                                                                                                      |
|---------------------------------------------|------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| General Purpose                             |                              |                                                                                                                                                                                                                                                                      |
|                                             |                              | [Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).                                                                                                                           |
|                                             |                              | [Row/Column Number] indicates the PFU row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.                            |
| P[Edge] [Row/Column Number*]_[A/B]          | I/O                          | [A/B] indicates the PIO within the PIC to which the pad is connected.                                                                                                                                                                                                |
|                                             |                              | Some of these user-programmable pins are shared with special function pins. These pin when not used as special purpose pins can be programmed as I/Os for user logic.                                                                                                |
|                                             |                              | During configuration the user-programmable I/Os are tri-stated with an inter-<br>nal pull-up resistor enabled. If any pin is not used (or not bonded to a pack-<br>age pin), it is also tri-stated with an internal pull-up resistor enabled after<br>configuration. |
| GSRN                                        | I                            | Global RESET signal (active low). Any I/O pin can be GSRN.                                                                                                                                                                                                           |
| NC                                          | —                            | No connect.                                                                                                                                                                                                                                                          |
| GND                                         | —                            | Ground. Dedicated pins.                                                                                                                                                                                                                                              |
| V <sub>CC</sub>                             | —                            | Power supply pins for core logic. Dedicated pins.                                                                                                                                                                                                                    |
| V <sub>CCAUX</sub>                          | _                            | Auxiliary power supply pin. It powers all the differential and referenced input buffers. Dedicated pins.                                                                                                                                                             |
| V <sub>CCIOx</sub>                          | —                            | Power supply pins for I/O bank x. Dedicated pins.                                                                                                                                                                                                                    |
| V <sub>REF1(x)</sub> , V <sub>REF2(x)</sub> | —                            | Reference supply pins for I/O bank x. Pre-determined pins in each bank are as assigned $V_{REF}$ inputs. When not used, they may be used as I/O pins.                                                                                                                |
| XRES                                        | —                            | 10K ohm +/-1% resistor must be connected between this pad and ground.                                                                                                                                                                                                |
| PLL and Clock Functions (Used as user       | progra                       | ammable I/O pins when not in use for PLL or clock pins)                                                                                                                                                                                                              |
| [LOC][num]_PLL[T, C]_IN_A                   | I                            | Reference clock (PLL) input pads: ULM, LLM, URM, LRM, num = row from center, $T =$ true and $C =$ complement, index A,B,Cat each side.                                                                                                                               |
| [LOC][num]_PLL[T, C]_FB_A                   | I                            | Optional feedback (PLL) input pads: ULM, LLM, URM, LRM, num = row from center, $T =$ true and $C =$ complement, index A,B,Cat each side.                                                                                                                             |
| PCLK[T, C]_[n:0]_[3:0]                      | I                            | Primary Clock pads, $T =$ true and $C =$ complement, n per side, indexed by bank and 0,1,2,3 within bank.                                                                                                                                                            |
| [LOC]DQS[num]                               | I                            | DQS input pads: T (Top), R (Right), B (Bottom), L (Left), DQS, num = ball function number. Any pad can be configured to be output.                                                                                                                                   |
| Test and Programming (Dedicated pins)       |                              |                                                                                                                                                                                                                                                                      |
| TMS                                         | I                            | Test Mode Select input, used to control the 1149.1 state machine. Pull-up is enabled during configuration.                                                                                                                                                           |
| тск                                         | I                            | Test Clock input pin, used to clock the 1149.1 state machine. No pull-up enabled.                                                                                                                                                                                    |
|                                             |                              |                                                                                                                                                                                                                                                                      |

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

# Signal Descriptions (Cont.)

| Signal Name                            | I/O   | Descriptions                                                                                                                                                                                                                                                                                                                                                             |
|----------------------------------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TDI                                    | I     | Test Data in pin. Used to load data into device using 1149.1 state machine.<br>After power-up, this TAP port can be activated for configuration by sending<br>appropriate command. (Note: once a configuration port is selected it is<br>locked. Another configuration port cannot be selected until the power-up<br>sequence). Pull-up is enabled during configuration. |
| TDO                                    | 0     | Output pin. Test Data out pin used to shift data out of device using 1149.1.                                                                                                                                                                                                                                                                                             |
| V <sub>CCJ</sub>                       |       | V <sub>CCJ</sub> - The power supply pin for JTAG Test Access Port.                                                                                                                                                                                                                                                                                                       |
| Configuration Pads (used during sysCOI | vFIG) |                                                                                                                                                                                                                                                                                                                                                                          |
| CFG[2:0]                               | I     | Mode pins used to specify configuration modes values latched on rising edge of INITN. During configuration, a pull-up is enabled. These are dedicated pins.                                                                                                                                                                                                              |
| INITN                                  | I/O   | Open Drain pin. Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled. It is a dedicated pin.                                                                                                                                                                                                                                         |
| PROGRAMN                               | I     | Initiates configuration sequence when asserted low. This pin always has an active pull-up. This is a dedicated pin.                                                                                                                                                                                                                                                      |
| DONE                                   | I/O   | Open Drain pin. Indicates that the configuration sequence is complete, and the startup sequence is in progress. This is a dedicated pin.                                                                                                                                                                                                                                 |
| CCLK                                   | I/O   | Configuration Clock for configuring an FPGA in sysCONFIG mode.                                                                                                                                                                                                                                                                                                           |
| BUSY                                   | I/O   | Generally not used.                                                                                                                                                                                                                                                                                                                                                      |
| CSN                                    | I     | sysCONFIG chip select (Active low). During configuration, a pull-up is enabled.                                                                                                                                                                                                                                                                                          |
| CS1N                                   | I     | sysCONFIG chip select (Active Low). During configuration, a pull-up is enabled.                                                                                                                                                                                                                                                                                          |
| WRITEN                                 | I     | Write Data on Parallel port (Active low).                                                                                                                                                                                                                                                                                                                                |
| D[7:0]                                 | I/O   | sysCONFIG Port Data I/O.                                                                                                                                                                                                                                                                                                                                                 |
| DOUT, CSON                             | 0     | Output for serial configuration data (rising edge of CCLK) when using sysCONFIG port.                                                                                                                                                                                                                                                                                    |
| DI                                     | I     | Input for serial configuration data (clocked with CCLK) when using sysCON-<br>FIG port. During configuration, a pull-up is enabled.                                                                                                                                                                                                                                      |

## LFEC20/LFECP20 Pin Information Summary

|                                   |                   | Pacl      | kage      |  |  |
|-----------------------------------|-------------------|-----------|-----------|--|--|
| Pin Type                          |                   | 484 fpBGA | 672 fpBGA |  |  |
| Single Ended Us                   | ser I/O           | 360       | 400       |  |  |
| Differential Pair User I/O        |                   | 180       | 200       |  |  |
| Configuration                     | Dedicated         | 12        | 12        |  |  |
| Configuration                     | Muxed             | 56        | 56        |  |  |
| TAP                               |                   | 5         | 5         |  |  |
| Dedicated (total                  | without supplies) |           |           |  |  |
| V <sub>CC</sub>                   |                   | 20        | 32        |  |  |
| V <sub>CCAUX</sub>                |                   | 12        | 20        |  |  |
|                                   | Bank0             | 4         | 6         |  |  |
|                                   | Bank1             | 4         | 6         |  |  |
|                                   | Bank2             | 4         | 6         |  |  |
| M                                 | Bank3             | 4         | 6         |  |  |
| V <sub>CCIO</sub>                 | Bank4             | 4         | 6         |  |  |
|                                   | Bank5             | 4         | 6         |  |  |
|                                   | Bank6             | 4         | 6         |  |  |
| Bank7                             |                   | 4         | 6         |  |  |
| GND                               |                   | 44        | 63        |  |  |
| NC                                |                   | 3         | 96        |  |  |
|                                   | Bank0             | 48        | 64        |  |  |
|                                   | Bank1             | 48        | 48        |  |  |
|                                   | Bank2             | 40        | 40        |  |  |
| Single Ended/<br>Differential I/O | Bank3             | 44        | 48        |  |  |
| per Bank                          | Bank4             | 48        | 48        |  |  |
|                                   | Bank5             | 48        | 64        |  |  |
|                                   | Bank6             | 44        | 48        |  |  |
|                                   | Bank7             | 40        | 40        |  |  |
| V <sub>CCJ</sub>                  |                   | 1         | 1         |  |  |

Note: During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.

| Signals | 484 fpBGA                                                                                                                                                                                                                      | 672 fpBGA                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| VCC     | J6, J7, J16, J17, K6, K7, K16, K17, L6, L17, M6, M17, N6, N7, N16, N17, P6, P7, P16, P17                                                                                                                                       | H8, H9, H10, H11, H16, H17, H18, H19, J9, J18, K8,<br>K19, L8, L19, M19, N7, R7, R20, T19, U8, U19, V8,<br>V18, V9, W8, W9, W10, W11, W16, W17, W18, W19                                                                                                                                                                                                                                                                                                                                                                           |
| VCCIO0  | G11, H9, H10, H11                                                                                                                                                                                                              | H12, H13, J10, J11, J12, J13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| VCCIO1  | G12, H12, H13, H14                                                                                                                                                                                                             | H14, H15, J14, J15, J16, J17                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| VCCIO2  | J15, K15, L15, L16                                                                                                                                                                                                             | K17, K18, L18, M18, N18, N19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| VCCIO3  | M15, M16, N15, P15                                                                                                                                                                                                             | P18, P19, R18, R19, T18, U18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| VCCIO4  | R12, R13, R14, T12                                                                                                                                                                                                             | V14, V15, V16, V17, W14, W15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| VCCIO5  | R9, R10, R11, T11                                                                                                                                                                                                              | V10, V11, V12, V13, W12, W13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| VCCIO6  | M7, M8, N8, P8                                                                                                                                                                                                                 | P8, P9, R8, R9, T9, U9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| VCCIO7  | J8, K8, L7, L8                                                                                                                                                                                                                 | K9, L9, M8, M9, N8, N9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| VCCJ    | U2                                                                                                                                                                                                                             | U6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| VCCAUX  | G7, G8, G15, G16, H7, H16, R7, R16, T7, T8, T15, T16                                                                                                                                                                           | G13,H7, H20, J8, J19, K7, L20, M7, M20, N20, P7, P20, T7, T8, T20, V7, V19, W20, Y7, Y13                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| GND     | A1, A22, AB1, AB22, H8, H15, J9, J10, J11, J12, J13,<br>J14, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12,<br>L13, L14, M9, M10, M11, M12, M13, M14, N9, N10,<br>N11, N12, N13, N14, P9, P10, P11, P12, P13, P14,<br>R8, R15 | K10, K11, K12, K13, K14, K15, K16, L10, L11, L12,<br>L13, L14, L15, L16, L17, M10, M11, M12, M13, M14,<br>M15, M16, M17, N10, N11, N12, N13, N14, N15,<br>N16, N17, P10, P11, P12, P13, P14, P15, P16, P17,<br>R10, R11, R12, R13, R14, R15, R16, R17, T10, T11,<br>T12, T13, T14, T15, T16, T17, U10, U11, U12, U13,<br>U14, U15, U16, U17                                                                                                                                                                                        |
| NC      | A2, A21, AB2                                                                                                                                                                                                                   | A25, B2, B23, B24, B25, B26, C2, C3, C19, C20,<br>C21, C22, C23, C24, D3, D5, D20, D21, D22, D24,<br>E5, E19, E21, E22, E24, E25, E26, F4, F5, F20, F22,<br>F23, F24, F26, G5, G20, G26, H2, H3, H5, H6, H22,<br>J2, J3, J7, J21, J22, J23, W5, W7, Y5, Y6, Y19, Y20,<br>Y21, Y22, Y23, Y24, AA2, AA3, AA4, AA5, AA21,<br>AA22, AA23, AA24, AB3, AB5, AB19, AB20, AB21,<br>AB22, AB23, AB24, AC2, AC3, AC19, AC20, AC21,<br>AC22, AD1, AD2, AD3, AD19, AD20, AD21, AD22,<br>AD23, AD24, AD25, AD26, AE1, AE24, AE25, AE26,<br>AF25 |

# LFEC20/LFECP20 Logic Signal Connections: 484 & 672 fpBGA

| Ball Function | Bank | LVDS | Dual Function  | 484 fpBGA | 672 fpBGA |
|---------------|------|------|----------------|-----------|-----------|
| PL2A          | 7    | Т    | VREF2_7        | D4        | E3        |
| PL2B          | 7    | С    | VREF1_7        | E4        | E4        |
| PL3A          | 7    | Т    |                | C3        | B1        |
| PL3B          | 7    | С    |                | B2        | C1        |
| PL4A          | 7    | Т    |                | E5        | F3        |
| PL4B          | 7    | С    |                | F5        | G3        |
| PL5A          | 7    | Т    |                | D3        | D2        |
| PL5B          | 7    | С    |                | C2        | E2        |
| PL6A          | 7    | Т    | LDQS6          | F4        | D1        |
| PL6B          | 7    | С    |                | G4        | E1        |
| PL7A          | 7    | Т    |                | E3        | F2        |
| PL7B          | 7    | С    |                | D2        | G2        |
| PL8A          | 7    | Т    | LUM0_PLLT_IN_A | B1        | F6        |
| PL8B          | 7    | С    | LUM0_PLLC_IN_A | C1        | G6        |
| PL9A          | 7    | Т    | LUM0_PLLT_FB_A | F3        | H4        |
| PL9B          | 7    | С    | LUM0_PLLC_FB_A | E2        | G4        |
| PL11A         | 7    | Т    |                | G5        | J4        |
| PL11B         | 7    | С    |                | H6        | J5        |
| PL12A         | 7    | Т    |                | G3        | K4        |
| PL12B         | 7    | С    |                | H4        | K5        |
| PL13A         | 7    | Т    |                | J5        | J6        |
| PL13B         | 7    | С    |                | H5        | K6        |
| PL14A         | 7    | Т    |                | F2        | F1        |
| PL14B         | 7    | С    |                | F1        | G1        |
| PL15A         | 7    | Т    |                | E1        | H1        |
| PL15B         | 7    | С    |                | D1        | J1        |
| PL16A         | 7    | Т    |                | H3        | K2        |
| PL16B         | 7    | С    |                | G2        | K1        |
| PL17A         | 7    | Т    |                | H2        | K3        |
| PL17B         | 7    | С    |                | G1        | L3        |
| PL18A         | 7    | Т    |                | J4        | L2        |
| PL18B         | 7    | С    |                | J3        | L1        |
| PL19A         | 7    | Т    | LDQS19         | J2        | M3        |
| PL19B         | 7    | С    |                | H1        | M4        |
| PL20A         | 7    | Т    |                | K4        | M1        |
| PL20B         | 7    | С    |                | K5        | M2        |
| PL21A         | 7    | Т    |                | K3        | L4        |
| PL21B         | 7    | С    |                | K2        | L5        |
| PL22A         | 7    | Т    | PCLKT7_0       | J1        | N2        |
| PL22B         | 7    | С    | PCLKC7_0       | K1        | N1        |
| XRES          | 6    |      |                | L3        | N3        |
| PL24A         | 6    | Т    |                | L4        | P1        |
| PL24B         | 6    | С    |                | L5        | P2        |

# LFEC20/LFECP20 Logic Signal Connections: 484 & 672 fpBGA (Cont.)

| Ball Function | Bank | LVDS | Dual Function  | 484 fpBGA | 672 fpBGA |
|---------------|------|------|----------------|-----------|-----------|
| PL25A         | 6    | Т    |                | L2        | L7        |
| PL25B         | 6    | С    |                | L1        | L6        |
| PL26A         | 6    | Т    |                | M4        | N4        |
| PL26B         | 6    | С    |                | M5        | N5        |
| PL27A         | 6    | Т    |                | M1        | R1        |
| PL27B         | 6    | С    |                | M2        | R2        |
| PL28A         | 6    | Т    | LDQS28         | N3        | P4        |
| PL28B         | 6    | С    |                | M3        | P3        |
| PL29A         | 6    | Т    |                | N5        | M5        |
| PL29B         | 6    | С    |                | N4        | M6        |
| PL30A         | 6    | Т    |                | N1        | T1        |
| PL30B         | 6    | С    |                | N2        | T2        |
| PL31A         | 6    | Т    |                | P1        | R4        |
| PL31B         | 6    | С    |                | P2        | R3        |
| PL32A         | 6    | Т    |                | R6        | N6        |
| PL32B         | 6    | С    |                | P5        | P5        |
| PL33A         | 6    | Т    |                | P3        | P6        |
| PL33B         | 6    | С    |                | P4        | R5        |
| PL34A         | 6    | Т    |                | R1        | U1        |
| PL34B         | 6    | С    |                | R2        | U2        |
| PL35A         | 6    | Т    |                | R5        | Т3        |
| PL35B         | 6    | С    |                | R4        | T4        |
| PL36A         | 6    | Т    | LDQS36         | T1        | R6        |
| PL36B         | 6    | С    |                | T2        | T5        |
| PL37A         | 6    | Т    |                | R3        | T6        |
| PL37B         | 6    | С    |                | Т3        | U5        |
| PL38A         | 6    | Т    |                |           | U3        |
| PL38B         | 6    | С    |                |           | U4        |
| PL39A         | 6    | Т    |                |           | V1        |
| PL39B         | 6    | С    |                |           | V2        |
| TCK           | 6    |      |                | T5        | U7        |
| TDI           | 6    |      |                | U5        | V4        |
| TMS           | 6    |      |                | T4        | V5        |
| TDO           | 6    |      |                | U1        | V3        |
| VCCJ          | 6    |      |                | U2        | U6        |
| PL41A         | 6    | Т    | LLM0_PLLT_IN_A | V1        | W1        |
| PL41B         | 6    | С    | LLM0_PLLC_IN_A | V2        | W2        |
| PL42A         | 6    | Т    | LLM0_PLLT_FB_A | U3        | V6        |
| PL42B         | 6    | С    | LLM0_PLLC_FB_A | V3        | W6        |
| PL43A         | 6    | Т    |                | U4        | Y1        |
| PL43B         | 6    | С    |                | V5        | Y2        |
| PL44A         | 6    | т    |                | W1        | W3        |
| PL44B         | 6    | С    |                | W2        | W4        |
| PL45A         | 6    | Т    | LDQS45         | Y1        | AA1       |

| Ball Function | Bank | LVDS | Dual Function | 484 fpBGA | 672 fpBGA |
|---------------|------|------|---------------|-----------|-----------|
| PL45B         | 6    | С    |               | Y2        | AB1       |
| PL46A         | 6    | Т    |               | AA1       | Y4        |
| PL46B         | 6    | С    |               | AA2       | Y3        |
| PL47A         | 6    | Т    |               | W4        | AC1       |
| PL47B         | 6    | С    |               | V4        | AB2       |
| PL48A         | 6    | Т    | VREF1_6       | W3        | AB4       |
| PL48B         | 6    | С    | VREF2_6       | Y3        | AC4       |
| PB2A          | 5    | Т    |               |           | AB6       |
| PB2B          | 5    | С    |               |           | AA6       |
| PB3A          | 5    | Т    |               |           | AC7       |
| PB3B          | 5    | С    |               |           | Y8        |
| PB4A          | 5    | Т    |               |           | AB7       |
| PB4B          | 5    | С    |               |           | AA7       |
| PB5A          | 5    | Т    |               |           | AC6       |
| PB5B          | 5    | С    |               |           | AC5       |
| PB6A          | 5    | Т    | BDQS6         |           | AB8       |
| PB6B          | 5    | С    |               |           | AC8       |
| PB7A          | 5    | Т    |               |           | AE2       |
| PB7B          | 5    | С    |               |           | AA8       |
| PB8A          | 5    | Т    |               |           | AF2       |
| PB8B          | 5    | С    |               |           | Y9        |
| PB9A          | 5    | Т    |               |           | AD5       |
| PB9B          | 5    | С    |               |           | AD4       |
| PB10A         | 5    | Т    |               | V7        | AD8       |
| PB10B         | 5    | С    |               | T6        | AC9       |
| PB11A         | 5    | Т    |               | V8        | AE3       |
| PB11B         | 5    | С    |               | U7        | AB9       |
| PB12A         | 5    | Т    |               | W5        | AF3       |
| PB12B         | 5    | С    |               | U6        | AD9       |
| PB13A         | 5    | Т    |               | AA3       | AE4       |
| PB13B         | 5    | С    |               | AB3       | AF4       |
| PB14A         | 5    | Т    | BDQS14        | Y6        | AE5       |
| PB14B         | 5    | С    |               | V6        | AA9       |
| PB15A         | 5    | Т    |               | AA5       | AF5       |
| PB15B         | 5    | С    |               | W6        | Y10       |
| PB16A         | 5    | Т    |               | Y5        | AD6       |
| PB16B         | 5    | С    |               | Y4        | AC10      |
| PB17A         | 5    | Т    |               | AA4       | AF6       |
| PB17B         | 5    | С    |               | AB4       | AE6       |
| PB18A         | 5    | Т    |               | Y7        | AF7       |
| PB18B         | 5    | С    |               | W8        | AB10      |
| PB19A         | 5    | Т    |               | W7        | AE7       |
| PB19B         | 5    | С    |               | U8        | AD10      |
| PB20A         | 5    | Т    |               | W9        | AD7       |

| Ball Function | Bank | LVDS | Dual Function | 484 fpBGA | 672 fpBGA |
|---------------|------|------|---------------|-----------|-----------|
| PB20B         | 5    | С    |               | U9        | AA10      |
| PB21A         | 5    | Т    |               | Y8        | AF8       |
| PB21B         | 5    | С    |               | Y9        | AF9       |
| PB22A         | 5    | Т    | BDQS22        | V9        | AD11      |
| PB22B         | 5    | С    |               | Т9        | Y11       |
| PB23A         | 5    | Т    |               | W10       | AE8       |
| PB23B         | 5    | С    |               | U10       | AC11      |
| PB24A         | 5    | Т    |               | V10       | AF10      |
| PB24B         | 5    | С    |               | T10       | AB11      |
| PB25A         | 5    | Т    |               | AA6       | AE10      |
| PB25B         | 5    | С    |               | AB5       | AE9       |
| PB26A         | 5    | Т    |               | AA8       | AA11      |
| PB26B         | 5    | С    |               | AA7       | Y12       |
| PB27A         | 5    | Т    |               | AB6       | AE11      |
| PB27B         | 5    | С    |               | AB7       | AF11      |
| PB28A         | 5    | Т    |               | Y10       | AF12      |
| PB28B         | 5    | С    |               | W11       | AE12      |
| PB29A         | 5    | Т    |               | AB8       | AD12      |
| PB29B         | 5    | С    |               | AB9       | AC12      |
| PB30A         | 5    | Т    | BDQS30        | AA10      | AA12      |
| PB30B         | 5    | С    |               | AA9       | AB12      |
| PB31A         | 5    | Т    |               | Y11       | AE13      |
| PB31B         | 5    | С    |               | AA11      | AF13      |
| PB32A         | 5    | Т    | VREF2_5       | V11       | AD13      |
| PB32B         | 5    | С    | VREF1_5       | V12       | AC13      |
| PB33A         | 5    | Т    | PCLKT5_0      | AB10      | AF14      |
| PB33B         | 5    | С    | PCLKC5_0      | AB11      | AE14      |
| PB34A         | 4    | Т    | WRITEN        | Y12       | AA13      |
| PB34B         | 4    | С    | CS1N          | U11       | AB13      |
| PB35A         | 4    | Т    | VREF1_4       | W12       | AD14      |
| PB35B         | 4    | С    | CSN           | U12       | AA14      |
| PB36A         | 4    | Т    | VREF2_4       | W13       | AC14      |
| PB36B         | 4    | С    | D7            | U13       | AB14      |
| PB37A         | 4    | Т    | D5            | AA12      | AF15      |
| PB37B         | 4    | С    | D6            | AB12      | AE15      |
| PB38A         | 4    | Т    | BDQS38        | T13       | AD15      |
| PB38B         | 4    | С    | D4            | V13       | AC15      |
| PB39A         | 4    | Т    |               | W14       | AF16      |
| PB39B         | 4    | С    | D3            | U14       | Y14       |
| PB40A         | 4    | Т    |               | Y13       | AE16      |
| PB40B         | 4    | С    | D2            | V14       | AB15      |
| PB41A         | 4    | Т    |               | AA13      | AF17      |
| PB41B         | 4    | С    | D1            | AB13      | AE17      |
| PB42A         | 4    | Т    |               | AA14      | Y15       |

| Ball Function | Bank | LVDS | Dual Function  | 484 fpBGA | 672 fpBGA |
|---------------|------|------|----------------|-----------|-----------|
| PB42B         | 4    | С    |                | Y14       | AA15      |
| PB43A         | 4    | Т    |                | Y15       | AD17      |
| PB43B         | 4    | С    |                | W15       | Y16       |
| PB44A         | 4    | Т    |                | V15       | AD18      |
| PB44B         | 4    | С    |                | T14       | AC16      |
| PB45A         | 4    | Т    |                | AB14      | AE18      |
| PB45B         | 4    | С    |                | AB15      | AF18      |
| PB46A         | 4    | Т    | BDQS46         | AB16      | AD16      |
| PB46B         | 4    | С    |                | AA15      | AB16      |
| PB47A         | 4    | Т    |                | AB17      | AF19      |
| PB47B         | 4    | С    |                | AA16      | AA16      |
| PB48A         | 4    | Т    |                | AB18      | AA17      |
| PB48B         | 4    | С    |                | AA17      | Y17       |
| PB49A         | 4    | Т    |                | AB19      | AF21      |
| PB49B         | 4    | С    |                | AA18      | AF20      |
| PB50A         | 4    | Т    |                | W16       | AE21      |
| PB50B         | 4    | С    |                | U15       | AC17      |
| PB51A         | 4    | Т    |                | V16       | AF22      |
| PB51B         | 4    | С    |                | U16       | AB17      |
| PB52A         | 4    | Т    |                | Y17       | AE22      |
| PB52B         | 4    | С    |                | V17       | AA18      |
| PB53A         | 4    | Т    |                | AB20      | AE19      |
| PB53B         | 4    | С    |                | AA19      | AE20      |
| PB54A         | 4    | Т    | BDQS54         | Y16       | AA19      |
| PB54B         | 4    | С    |                | W17       | Y18       |
| PB55A         | 4    | Т    |                | AA20      | AF23      |
| PB55B         | 4    | С    |                | Y19       | AA20      |
| PB56A         | 4    | Т    |                | Y18       | AC18      |
| PB56B         | 4    | С    |                | W18       | AB18      |
| PB57A         | 4    | Т    |                | T17       | AF24      |
| PB57B         | 4    | С    |                | U17       | AE23      |
| PR48B         | 3    | С    | VREF2_3        | W20       | AC23      |
| PR48A         | 3    | Т    | VREF1_3        | Y20       | AC24      |
| PR47B         | 3    | С    |                | AA21      | AC25      |
| PR47A         | 3    | Т    |                | AB21      | AC26      |
| PR46B         | 3    | С    |                | W19       | AB25      |
| PR46A         | 3    | Т    |                | V19       | AA25      |
| PR45B         | 3    | С    |                | Y21       | AB26      |
| PR45A         | 3    | Т    | RDQS45         | AA22      | AA26      |
| PR44B         | 3    | С    | RLM0_PLLC_IN_A | V20       | W23       |
| PR44A         | 3    | Т    | RLM0_PLLT_IN_A | U20       | W24       |
| PR43B         | 3    | С    | RLM0_PLLC_FB_A | W21       | W22       |
| PR43A         | 3    | Т    | RLM0_PLLT_FB_A | Y22       | W21       |
| PR42B         | 3    | С    | DI             | V21       | Y25       |

| Ball Function | Bank | LVDS | Dual Function | 484 fpBGA | 672 fpBGA |
|---------------|------|------|---------------|-----------|-----------|
| PR42A         | 3    | Т    | DOUT/CSON     | W22       | Y26       |
| PR41B         | 3    | С    | BUSY          | U21       | W25       |
| PR41A         | 3    | Т    | D0            | V22       | W26       |
| CFG2          | 3    |      |               | T19       | V24       |
| CFG1          | 3    |      |               | U19       | V21       |
| CFG0          | 3    |      |               | U18       | V23       |
| PROGRAMN      | 3    |      |               | V18       | V22       |
| CCLK          | 3    |      |               | T20       | V20       |
| INITN         | 3    |      |               | T21       | V25       |
| DONE          | 3    |      |               | R20       | U20       |
| PR39B         | 3    | С    |               |           | V26       |
| PR39A         | 3    | Т    |               |           | U26       |
| PR38B         | 3    | С    |               |           | U24       |
| PR38A         | 3    | Т    |               |           | U25       |
| PR37B         | 3    | С    |               | T18       | U23       |
| PR37A         | 3    | Т    |               | R17       | U22       |
| PR36B         | 3    | С    |               | R19       | U21       |
| PR36A         | 3    | Т    | RDQS36        | R18       | T21       |
| PR35B         | 3    | С    |               | U22       | T25       |
| PR35A         | 3    | Т    |               | T22       | T26       |
| PR34B         | 3    | С    |               | R21       | T22       |
| PR34A         | 3    | Т    |               | R22       | T23       |
| PR33B         | 3    | С    |               | P20       | T24       |
| PR33A         | 3    | Т    |               | N20       | R23       |
| PR32B         | 3    | С    |               | P19       | R25       |
| PR32A         | 3    | Т    |               | P18       | R24       |
| PR31B         | 3    | С    |               | P21       | R26       |
| PR31A         | 3    | Т    |               | P22       | P26       |
| PR30B         | 3    | С    |               | N21       | R21       |
| PR30A         | 3    | Т    |               | N22       | R22       |
| PR29B         | 3    | С    |               | N19       | P25       |
| PR29A         | 3    | Т    |               | N18       | P24       |
| PR28B         | 3    | С    |               | M21       | P23       |
| PR28A         | 3    | Т    | RDQS28        | L20       | P22       |
| PR27B         | 3    | С    |               | L21       | N26       |
| PR27A         | 3    | Т    |               | M20       | M26       |
| PR26B         | 3    | С    |               | M18       | N21       |
| PR26A         | 3    | Т    |               | M19       | P21       |
| PR25B         | 3    | С    |               | M22       | N23       |
| PR25A         | 3    | Т    |               | L22       | N22       |
| PR24B         | 3    | С    |               | K22       | N25       |
| PR24A         | 3    | Т    |               | K21       | N24       |
| PR22B         | 2    | С    | PCLKC2_0      | J22       | L26       |
| PR22A         | 2    | Т    | PCLKT2_0      | J21       | K26       |

| Ball Function | Bank | LVDS | Dual Function      | 484 fpBGA | 672 fpBGA |
|---------------|------|------|--------------------|-----------|-----------|
| PR21B         | 2    | С    |                    | H22       | M22       |
| PR21A         | 2    | Т    |                    | H21       | M23       |
| PR20B         | 2    | С    |                    | L19       | M25       |
| PR20A         | 2    | Т    |                    | L18       | M24       |
| PR19B         | 2    | С    |                    | K20       | M21       |
| PR19A         | 2    | Т    | RDQS19             | J20       | L21       |
| PR18B         | 2    | С    |                    | K19       | L22       |
| PR18A         | 2    | Т    |                    | K18       | L23       |
| PR17B         | 2    | С    |                    | G22       | L25       |
| PR17A         | 2    | Т    |                    | F22       | L24       |
| PR16B         | 2    | С    |                    | F21       | K25       |
| PR16A         | 2    | Т    |                    | E22       | J25       |
| PR15B         | 2    | С    |                    | E21       | J26       |
| PR15A         | 2    | Т    |                    | D22       | H26       |
| PR14B         | 2    | С    |                    | G21       | H25       |
| PR14A         | 2    | Т    |                    | G20       | J24       |
| PR13B         | 2    | С    |                    | J18       | K21       |
| PR13A         | 2    | Т    |                    | H19       | K22       |
| PR12B         | 2    | С    |                    | J19       | K20       |
| PR12A         | 2    | Т    |                    | H20       | J20       |
| PR11B         | 2    | С    |                    | H17       | K23       |
| PR11A         | 2    | Т    |                    | H18       | K24       |
| PR9B          | 2    | С    | RUM0_PLLC_FB_<br>A | D21       | F25       |
| PR9A          | 2    | Т    | RUM0_PLLT_FB_A     | C22       | G25       |
| PR8B          | 2    | С    | RUM0_PLLC_IN_A     | G19       | H23       |
| PR8A          | 2    | Т    | RUM0_PLLT_IN_A     | G18       | H24       |
| PR7B          | 2    | С    |                    | F20       | H21       |
| PR7A          | 2    | Т    |                    | F19       | G21       |
| PR6B          | 2    | С    |                    | E20       | D26       |
| PR6A          | 2    | Т    | RDQS6              | D20       | D25       |
| PR5B          | 2    | С    |                    | C21       | F21       |
| PR5A          | 2    | Т    |                    | C20       | G22       |
| PR4B          | 2    | С    |                    | F18       | G24       |
| PR4A          | 2    | Т    |                    | E18       | G23       |
| PR3B          | 2    | С    |                    | B22       | C26       |
| PR3A          | 2    | Т    |                    | B21       | C25       |
| PR2B          | 2    | С    | VREF1_2            | E19       | E23       |
| PR2A          | 2    | Т    | VREF2_2            | D19       | D23       |
| PT57B         | 1    | С    |                    | G17       | A24       |
| PT57A         | 1    | Т    |                    | F17       | A23       |
| PT56B         | 1    | С    |                    | D18       | E18       |
| PT56A         | 1    | Т    |                    | C18       | D19       |
| PT55B         | 1    | С    |                    | C19       | F19       |

| Ball Function | Bank | LVDS | Dual Function | 484 fpBGA | 672 fpBGA |
|---------------|------|------|---------------|-----------|-----------|
| PT55A         | 1    | Т    |               | B20       | B22       |
| PT54B         | 1    | С    |               | D17       | G19       |
| PT54A         | 1    | Т    | TDQS54        | C16       | B21       |
| PT53B         | 1    | С    |               | B19       | D18       |
| PT53A         | 1    | Т    |               | A20       | C18       |
| PT52B         | 1    | С    |               | E17       | F18       |
| PT52A         | 1    | Т    |               | C17       | A22       |
| PT51B         | 1    | С    |               | F16       | G18       |
| PT51A         | 1    | Т    |               | E16       | A21       |
| PT50B         | 1    | С    |               | F15       | E17       |
| PT50A         | 1    | Т    |               | D16       | B17       |
| PT49B         | 1    | С    |               | B18       | C17       |
| PT49A         | 1    | Т    |               | A19       | D17       |
| PT48B         | 1    | С    |               | B17       | F17       |
| PT48A         | 1    | Т    |               | A18       | E20       |
| PT47B         | 1    | С    |               | B16       | G17       |
| PT47A         | 1    | Т    |               | A17       | B20       |
| PT46B         | 1    | С    |               | B15       | E16       |
| PT46A         | 1    | Т    | TDQS46        | A16       | A20       |
| PT45B         | 1    | С    |               | A15       | A19       |
| PT45A         | 1    | Т    |               | A14       | B19       |
| PT44B         | 1    | С    |               | G14       | D16       |
| PT44A         | 1    | Т    |               | E15       | C16       |
| PT43B         | 1    | С    |               | D15       | F16       |
| PT43A         | 1    | Т    |               | C15       | A18       |
| PT42B         | 1    | С    |               | C14       | G16       |
| PT42A         | 1    | Т    |               | B14       | B18       |
| PT41B         | 1    | С    |               | A13       | A17       |
| PT41A         | 1    | Т    |               | B13       | A16       |
| PT40B         | 1    | С    |               | E14       | D15       |
| PT40A         | 1    | Т    |               | C13       | B16       |
| PT39B         | 1    | С    |               | F14       | E15       |
| PT39A         | 1    | Т    |               | D14       | C15       |
| PT38B         | 1    | С    |               | E13       | F15       |
| PT38A         | 1    | Т    | TDQS38        | G13       | G15       |
| PT37B         | 1    | С    |               | A12       | B15       |
| PT37A         | 1    | Т    |               | B12       | A15       |
| PT36B         | 1    | С    |               | F13       | E14       |
| PT36A         | 1    | Т    |               | D13       | G14       |
| PT35B         | 1    | С    | VREF2_1       | F12       | D14       |
| PT35A         | 1    | Т    | VREF1_1       | D12       | E13       |
| PT34B         | 1    | С    |               | F11       | F14       |
| PT34A         | 1    | T    |               | C12       | C14       |
| PT33B         | 0    | C    | PCLKC0_0      | A11       | B14       |

| Ball Function | Bank | LVDS | Dual Function | 484 fpBGA | 672 fpBGA |
|---------------|------|------|---------------|-----------|-----------|
| PT33A         | 0    | Т    | PCLKT0_0      | A10       | A14       |
| PT32B         | 0    | С    | VREF1_0       | E12       | D13       |
| PT32A         | 0    | Т    | VREF2_0       | E11       | C13       |
| PT31B         | 0    | С    |               | B11       | A13       |
| PT31A         | 0    | Т    |               | C11       | B13       |
| PT30B         | 0    | С    |               | B9        | F13       |
| PT30A         | 0    | Т    | TDQS30        | B10       | F12       |
| PT29B         | 0    | С    |               | A9        | A12       |
| PT29A         | 0    | Т    |               | A8        | B12       |
| PT28B         | 0    | С    |               | D11       | A11       |
| PT28A         | 0    | Т    |               | C10       | B11       |
| PT27B         | 0    | С    |               | A7        | D12       |
| PT27A         | 0    | Т    |               | A6        | C12       |
| PT26B         | 0    | С    |               | B7        | B10       |
| PT26A         | 0    | Т    |               | B8        | A10       |
| PT25B         | 0    | С    |               | A5        | G12       |
| PT25A         | 0    | Т    |               | B6        | A9        |
| PT24B         | 0    | С    |               | G10       | E12       |
| PT24A         | 0    | Т    |               | E10       | B9        |
| PT23B         | 0    | С    |               | F10       | F11       |
| PT23A         | 0    | Т    |               | D10       | A8        |
| PT22B         | 0    | С    |               | G9        | D11       |
| PT22A         | 0    | Т    | TDQS22        | E9        | C11       |
| PT21B         | 0    | С    |               | C9        | B8        |
| PT21A         | 0    | Т    |               | C8        | B7        |
| PT20B         | 0    | С    |               | F9        | E11       |
| PT20A         | 0    | Т    |               | D9        | A7        |
| PT19B         | 0    | С    |               | F8        | G11       |
| PT19A         | 0    | Т    |               | D7        | C7        |
| PT18B         | 0    | С    |               | D8        | G10       |
| PT18A         | 0    | Т    |               | C7        | C6        |
| PT17B         | 0    | С    |               | A4        | C10       |
| PT17A         | 0    | Т    |               | B4        | D10       |
| PT16B         | 0    | С    |               | C4        | F10       |
| PT16A         | 0    | Т    |               | C5        | A6        |
| PT15B         | 0    | С    |               | D6        | E10       |
| PT15A         | 0    | Т    |               | B5        | C9        |
| PT14B         | 0    | С    |               | E6        | G9        |
| PT14A         | 0    | Т    | TDQS14        | C6        | D9        |
| PT13B         | 0    | С    |               | A3        | A5        |
| PT13A         | 0    | Т    |               | B3        | A4        |
| PT12B         | 0    | С    |               | F6        | F9        |
| PT12A         | 0    | Т    |               | D5        | B6        |
| PT11B         | 0    | С    |               | F7        | E9        |

|               | •    | -    |               | -         | . /       |
|---------------|------|------|---------------|-----------|-----------|
| Ball Function | Bank | LVDS | Dual Function | 484 fpBGA | 672 fpBGA |
| PT11A         | 0    | Т    |               | E8        | C8        |
| PT10B         | 0    | С    |               | G6        | G8        |
| PT10A         | 0    | Т    |               | E7        | B5        |
| PT9B          | 0    | С    |               |           | A3        |
| PT9A          | 0    | Т    |               |           | A2        |
| PT8B          | 0    | С    |               |           | F8        |
| PT8A          | 0    | Т    |               |           | B4        |
| PT7B          | 0    | С    |               |           | E8        |
| PT7A          | 0    | Т    |               |           | B3        |
| PT6B          | 0    | С    |               |           | D8        |
| PT6A          | 0    | Т    | TDQS6         |           | G7        |
| PT5B          | 0    | С    |               |           | C4        |
| PT5A          | 0    | Т    |               |           | C5        |
| PT4B          | 0    | С    |               |           | E7        |
| PT4A          | 0    | Т    |               |           | D4        |
| PT3B          | 0    | С    |               |           | F7        |
| PT3A          | 0    | Т    |               |           | D6        |
| PT2B          | 0    | С    |               |           | D7        |
| PT2A          | 0    | Т    |               |           | E6        |
|               |      |      |               |           |           |




# LatticeECP/EC Family Data Sheet Ordering Information

June 2004

**Advance Data Sheet** 

# **Part Number Description**



# **Ordering Information**

| LatticeEC Commercial |      |       |         |      |       |      |  |  |
|----------------------|------|-------|---------|------|-------|------|--|--|
| Part Number          | I/Os | Grade | Package | Pins | Temp. | LUTs |  |  |
| LFEC1E-3 Q208C       | 112  | -3    | PQFP    | 208  | COM   | 1.5K |  |  |
| LFEC1E-4 Q208C       | 112  | -4    | PQFP    | 208  | COM   | 1.5K |  |  |
| LFEC1E-5 Q208C       | 112  | -5    | PQFP    | 208  | COM   | 1.5K |  |  |
| LFEC1E-3 T144C       | 97   | -3    | TQFP    | 144  | COM   | 1.5K |  |  |
| LFEC1E-4 T144C       | 97   | -4    | TQFP    | 144  | COM   | 1.5K |  |  |
| LFEC1E-5 T144C       | 97   | -5    | TQFP    | 144  | COM   | 1.5K |  |  |
| LFEC1E-3 T100C       | 65   | -3    | TQFP    | 100  | COM   | 1.5K |  |  |
| LFEC1E-4 T100C       | 65   | -4    | TQFP    | 100  | COM   | 1.5K |  |  |
| LFEC1E-5 T100C       | 65   | -5    | TQFP    | 100  | COM   | 1.5K |  |  |

| Part Number    | l/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFEC3E-3 F256C | 160  | -3    | fpBGA   | 256  | COM   | 3.1K |
| LFEC3E-4 F256C | 160  | -4    | fpBGA   | 256  | COM   | 3.1K |
| LFEC3E-5 F256C | 160  | -5    | fpBGA   | 256  | COM   | 3.1K |
| LFEC3E-3 Q208C | 145  | -3    | PQFP    | 208  | COM   | 3.1K |
| LFEC3E-4 Q208C | 145  | -4    | PQFP    | 208  | COM   | 3.1K |
| LFEC3E-5 Q208C | 145  | -5    | PQFP    | 208  | COM   | 3.1K |
| LFEC3E-3 T144C | 97   | -3    | TQFP    | 144  | COM   | 3.1K |

© 2004 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LFEC20E-5 F484C

360

| LatticeEC | Commercial         | (Continued) | ) |
|-----------|--------------------|-------------|---|
| LattiooLo | o o nini o o o u i | oomanaoa    | , |

| Part Number     | l/Os | Grade | Package | Pins     | Temp. | LUTs  |
|-----------------|------|-------|---------|----------|-------|-------|
| LFEC3E-4 T144C  | 97   | -4    | TQFP    | 144      | СОМ   | 3.1K  |
| LFEC3E-5 T144C  | 97   | -5    | TQFP    | 144      | СОМ   | 3.1K  |
| LFEC3E-3 T100C  | 65   | -3    | TQFP    | 100      | СОМ   | 3.1K  |
| LFEC3E-4 T100C  | 65   | -4    | TQFP    | 100      | СОМ   | 3.1K  |
| LFEC3E-5 T100C  | 65   | -5    | TQFP    | 100      | СОМ   | 3.1K  |
| LFEC6E-3 F484C  | 224  | -3    | fpBGA   | 484      | СОМ   | 6.1K  |
| LFEC6E-4 F484C  | 224  | -4    | fpBGA   | 484      | СОМ   | 6.1K  |
| LFEC6E-5 F484C  | 224  | -5    | fpBGA   | 484      | СОМ   | 6.1K  |
| LFEC6E-3 F256C  | 192  | -3    | fpBGA   | 256      | СОМ   | 6.1K  |
| LFEC6E-4 F256C  | 192  | -4    | fpBGA   | 256      | СОМ   | 6.1K  |
| LFEC6E-5 F256C  | 192  | -5    | fpBGA   | 256      | СОМ   | 6.1K  |
| LFEC6E-3 Q208C  | 145  | -3    | PQFP    | 208      | СОМ   | 6.1K  |
| LFEC6E-4 Q208C  | 145  | -4    | PQFP    | 208      | COM   | 6.1K  |
| LFEC6E-5 Q208C  | 145  | -5    | PQFP    | 208      | СОМ   | 6.1K  |
| LFEC6E-3 T144C  | 97   | -3    | TQFP    | 144      | СОМ   | 6.1K  |
| LFEC6E-4 T144C  | 97   | -4    | TQFP    | 144      | СОМ   | 6.1K  |
| LFEC6E-5 T144C  | 97   | -5    | TQFP    | 144      | СОМ   | 6.1K  |
|                 |      |       |         |          |       |       |
| Part Number     | l/Os | Grade | Package | Pins     | Temp. | LUTs  |
| LFEC10E-3 F484C | 288  | -3    | fpBGA   | 484      | COM   | 10.2K |
| LFEC10E-4 F484C | 288  | -4    | fpBGA   | 484      | СОМ   | 10.2K |
| LFEC10E-5 F484C | 288  | -5    | fpBGA   | 484      | СОМ   | 10.2K |
| LFEC10E-3 F256C | 192  | -3    | fpBGA   | 256      | СОМ   | 10.2K |
| LFEC10E-4 F256C | 192  | -4    | fpBGA   | 256      | СОМ   | 10.2K |
| LFEC10E-5 F256C | 192  | -5    | fpBGA   | 256      | СОМ   | 10.2K |
| LFEC10E-3 Q208C | 145  | -3    | PQFP    | 208      | СОМ   | 10.2K |
| LFEC10E-4 Q208C | 145  | -4    | PQFP    | 208      | СОМ   | 10.2K |
| LFEC10E-5 Q208C | 145  | -5    | PQFP    | 208      | СОМ   | 10.2K |
|                 |      |       |         |          |       |       |
| Part Number     | l/Os | Grade | Package | Pins     | Temp. | LUTs  |
| LFEC15E-3 F484C | 352  | -3    | fpBGA   | 484      | СОМ   | 15.3K |
| LFEC15E-4 F484C | 352  | -4    | fpBGA   | 484      | СОМ   | 15.3K |
| LFEC15E-5 F484C | 352  | -5    | fpBGA   | 484      | СОМ   | 15.3K |
| LFEC15E-3 F256C | 192  | -3    | fpBGA   | 256      | СОМ   | 15.3K |
| LFEC15E-4 F256C | 192  | -4    | fpBGA   | 256      | СОМ   | 15.3K |
| LFEC15E-5 F256C | 192  | -5    | fpBGA   | 256      | СОМ   | 15.3K |
|                 | 1    | 1     |         | 1        | -1    | 1     |
| Part Number     | l/Os | Grade | Package | Pins     | Temp. | LUTs  |
| LFEC20E-3 F672C | 400  | -3    | fpBGA   | 672      | COM   | 19.7K |
| LFEC20E-4 F672C | 400  | -4    | fpBGA   | 672      | СОМ   | 19.7K |
| LFEC20E-5 F672C | 400  | -5    | fpBGA   | 672      | СОМ   | 19.7K |
| LFEC20E-3 F484C | 360  | -3    | fpBGA   | 484      | СОМ   | 19.7K |
| LFEC20E-4 F484C | 360  | -4    | fpBGA   | 484      | СОМ   | 19.7K |
| -               |      | -     |         | <u> </u> |       | +     |

-5

fpBGA

484

COM

19.7K

# Lattice Semiconductor

| LatticeEC Commercial (Continued) |      |       |         |      |       |       |  |  |  |
|----------------------------------|------|-------|---------|------|-------|-------|--|--|--|
| Part Number                      | l/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |  |
|                                  |      |       |         |      | -     |       |  |  |  |
| Part Number                      | l/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |  |
| LFEC40E-3 F900C                  | 576  | -3    | fpBGA   | 900  | COM   | 40.9K |  |  |  |
| LFEC40E-4 F900C                  | 576  | -4    | fpBGA   | 900  | COM   | 40.9K |  |  |  |
| LFEC40E-5 F900C                  | 576  | -5    | fpBGA   | 900  | COM   | 40.9K |  |  |  |
| LFEC40E-3 F672C                  | 496  | -3    | fpBGA   | 672  | COM   | 40.9K |  |  |  |
| LFEC40E-4 F672C                  | 496  | -4    | fpBGA   | 672  | COM   | 40.9K |  |  |  |
| LFEC40E-5 F672C                  | 496  | -5    | fpBGA   | 672  | COM   | 40.9K |  |  |  |

### LatticeEC Commercial (Continued)

#### LatticeECP Commercial

| Part Number     | l/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|------|
| LFECP6E-3 F484C | 224  | -3    | fpBGA   | 484  | COM   | 6.1K |
| LFECP6E-4 F484C | 224  | -4    | fpBGA   | 484  | СОМ   | 6.1K |
| LFECP6E-5 F484C | 224  | -5    | fpBGA   | 484  | СОМ   | 6.1K |
| LFECP6E-3 F256C | 192  | -3    | fpBGA   | 256  | СОМ   | 6.1K |
| LFECP6E-4 F256C | 192  | -4    | fpBGA   | 256  | СОМ   | 6.1K |
| LFECP6E-5 F256C | 192  | -5    | fpBGA   | 256  | COM   | 6.1K |
| LFECP6E-3 Q208C | 145  | -3    | PQFP    | 208  | COM   | 6.1K |
| LFECP6E-4 Q208C | 145  | -4    | PQFP    | 208  | COM   | 6.1K |
| LFECP6E-5 Q208C | 145  | -5    | PQFP    | 208  | COM   | 6.1K |
| LFECP6E-3 T144C | 97   | -3    | TQFP    | 144  | COM   | 6.1K |
| LFECP6E-4 T144C | 97   | -4    | TQFP    | 144  | СОМ   | 6.1K |
| LFECP6E-5 T144C | 97   | -5    | TQFP    | 144  | СОМ   | 6.1K |

| Part Number      | l/Os | Grade | Package | Pins | Temp. | LUTs  |
|------------------|------|-------|---------|------|-------|-------|
| LFECP10E-3 F484C | 288  | -3    | fpBGA   | 484  | COM   | 10.2K |
| LFECP10E-4 F484C | 288  | -4    | fpBGA   | 484  | COM   | 10.2K |
| LFECP10E-5 F484C | 288  | -5    | fpBGA   | 484  | COM   | 10.2K |
| LFECP10E-3 F256C | 192  | -3    | fpBGA   | 256  | COM   | 10.2K |
| LFECP10E-4 F256C | 192  | -4    | fpBGA   | 256  | COM   | 10.2K |
| LFECP10E-5 F256C | 192  | -5    | fpBGA   | 256  | COM   | 10.2K |
| LFECP10E-3 Q208C | 145  | -3    | PQFP    | 208  | COM   | 10.2K |
| LFECP10E-4 Q208C | 145  | -4    | PQFP    | 208  | COM   | 10.2K |
| LFECP10E-5 Q208C | 145  | -5    | PQFP    | 208  | COM   | 10.2K |

| Part Number      | I/Os | Grade | Package | Pins | Temp. | LUTs  |
|------------------|------|-------|---------|------|-------|-------|
| LFECP15E-3 F484C | 352  | -3    | fpBGA   | 484  | COM   | 15.3K |
| LFECP15E-4 F484C | 352  | -4    | fpBGA   | 484  | COM   | 15.3K |
| LFECP15E-5 F484C | 352  | -5    | fpBGA   | 484  | COM   | 15.3K |
| LFECP15E-3 F256C | 192  | -3    | fpBGA   | 256  | COM   | 15.3K |
| LFECP15E-4 F256C | 192  | -4    | fpBGA   | 256  | COM   | 15.3K |
| LFECP15E-5 F256C | 192  | -5    | fpBGA   | 256  | COM   | 15.3K |

| Part Number      | I/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |  |  |
|------------------|------|-------|---------|------|-------|-------|--|--|--|--|
| LFECP20E-3 F676C | 400  | -3    | fpBGA   | 676  | COM   | 19.7K |  |  |  |  |
| LFECP20E-4 F676C | 400  | -4    | fpBGA   | 676  | COM   | 19.7K |  |  |  |  |
| LFECP20E-5 F676C | 400  | -5    | fpBGA   | 676  | COM   | 19.7K |  |  |  |  |
| LFECP20E-3 F484C | 360  | -3    | fpBGA   | 484  | COM   | 19.7K |  |  |  |  |
| LFECP20E-4 F484C | 360  | -4    | fpBGA   | 484  | COM   | 19.7K |  |  |  |  |
| LFECP20E-5 F484C | 360  | -5    | fpBGA   | 484  | COM   | 19.7K |  |  |  |  |

### LatticeECP Commercial (Continued)

| Part Number      | I/Os | Grade | Package | Pins | Temp. | LUTs  |
|------------------|------|-------|---------|------|-------|-------|
| LFECP40E-3 F896C | 576  | -3    | fpBGA   | 896  | COM   | 40.9K |
| LFECP40E-4 F896C | 576  | -4    | fpBGA   | 896  | COM   | 40.9K |
| LFECP40E-5 F896C | 576  | -5    | fpBGA   | 896  | COM   | 40.9K |
| LFECP40E-3 F676C | 496  | -3    | fpBGA   | 676  | COM   | 40.9K |
| LFECP40E-4 F676C | 496  | -4    | fpBGA   | 676  | COM   | 40.9K |
| LFECP40E-5 F676C | 496  | -5    | fpBGA   | 676  | COM   | 40.9K |

### LatticeEC Industrial

| Part Number    | l/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFEC1E-3 Q208I | 112  | -3    | PQFP    | 208  | IND   | 1.5K |
| LFEC1E-4 Q208I | 112  | -4    | PQFP    | 208  | IND   | 1.5K |
| LFEC1E-3 T144I | 97   | -3    | TQFP    | 144  | IND   | 1.5K |
| LFEC1E-4 T144I | 97   | -4    | TQFP    | 144  | IND   | 1.5K |
| LFEC1E-3 T100I | 65   | -3    | TQFP    | 100  | IND   | 1.5K |
| LFEC1E-4 T100I | 65   | -4    | TQFP    | 100  | IND   | 1.5K |

| Part Number    | l/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFEC3E-3 F256I | 160  | -3    | fpBGA   | 256  | IND   | 3.1K |
| LFEC3E-4 F256I | 160  | -4    | fpBGA   | 256  | IND   | 3.1K |
| LFEC3E-3 Q208I | 145  | -3    | PQFP    | 208  | IND   | 3.1K |
| LFEC3E-4 Q208I | 145  | -4    | PQFP    | 208  | IND   | 3.1K |
| LFEC3E-3 T144I | 97   | -3    | TQFP    | 144  | IND   | 3.1K |
| LFEC3E-4 T144I | 97   | -4    | TQFP    | 144  | IND   | 3.1K |
| LFEC3E-3 T100I | 65   | -3    | TQFP    | 100  | IND   | 3.1K |
| LFEC3E-4 T100I | 65   | -4    | TQFP    | 100  | IND   | 3.1K |

| Part Number    | l/Os | Grade | Package | Pins | Temp. | LUTs |
|----------------|------|-------|---------|------|-------|------|
| LFEC6E-3 F484I | 224  | -3    | fpBGA   | 484  | IND   | 6.1K |
| LFEC6E-4 F484I | 224  | -4    | fpBGA   | 484  | IND   | 6.1K |
| LFEC6E-3 F256I | 192  | -3    | fpBGA   | 256  | IND   | 6.1K |
| LFEC6E-4 F256I | 192  | -4    | fpBGA   | 256  | IND   | 6.1K |
| LFEC6E-3 Q208I | 145  | -3    | PQFP    | 208  | IND   | 6.1K |
| LFEC6E-4 Q208I | 145  | -4    | PQFP    | 208  | IND   | 6.1K |
| LFEC6E-3 T144I | 97   | -3    | TQFP    | 144  | IND   | 6.1K |

| LatticeEC Industrial (Continued) |      |       |         |      |       |       |  |  |
|----------------------------------|------|-------|---------|------|-------|-------|--|--|
| Part Number                      | l/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |
| _FEC1E-3 Q208I                   | 112  | -3    | PQFP    | 208  | IND   | 1.5K  |  |  |
| LFEC1E-4 Q208I                   | 112  | -4    | PQFP    | 208  | IND   | 1.5K  |  |  |
| LFEC1E-3 T144I                   | 97   | -3    | TQFP    | 144  | IND   | 1.5K  |  |  |
| LFEC1E-4 T144I                   | 97   | -4    | TQFP    | 144  | IND   | 1.5K  |  |  |
| LFEC1E-3 T100I                   | 65   | -3    | TQFP    | 100  | IND   | 1.5K  |  |  |
| LFEC1E-4 T100I                   | 65   | -4    | TQFP    | 100  | IND   | 1.5K  |  |  |
|                                  |      |       |         |      |       |       |  |  |
| Part Number                      | l/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |
| _FEC6E-4 T144I                   | 97   | -4    | TQFP    | 144  | IND   | 6.1K  |  |  |
|                                  | 1    | 1     |         |      | 1     |       |  |  |
| Part Number                      | I/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |
| _FEC10E-3 F484I                  | 288  | -3    | fpBGA   | 484  | IND   | 10.2K |  |  |
| LFEC10E-4 F484I                  | 288  | -4    | fpBGA   | 484  | IND   | 10.2K |  |  |
| _FEC10E-3 F256I                  | 192  | -3    | fpBGA   | 256  | IND   | 10.2K |  |  |
| _FEC10E-4 F256I                  | 192  | -4    | fpBGA   | 256  | IND   | 10.2K |  |  |
| _FEC10E-3 P208I                  | 145  | -3    | PQFP    | 208  | IND   | 10.2K |  |  |
| LFEC10E-4 P208I                  | 145  | -4    | PQFP    | 208  | IND   | 10.2K |  |  |
| Part Number                      | l/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |
| _FEC15E-3 F484I                  | 352  | -3    | fpBGA   | 484  | IND   | 15.3K |  |  |
| _FEC15E-4 F484I                  | 352  | -3    | fpBGA   | 484  | IND   | 15.3K |  |  |
|                                  |      | -     |         |      |       |       |  |  |
| _FEC15E-3 F256I                  | 192  | -3    | fpBGA   | 256  | IND   | 15.3K |  |  |
| _FEC15E-4 F256I                  | 192  | -4    | fpBGA   | 256  | IND   | 15.3K |  |  |
| Part Number                      | l/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |
| FEC20E-3 F672I                   | 400  | -3    | fpBGA   | 672  | IND   | 19.7K |  |  |
| FEC20E-4 F672I                   | 400  | -4    | fpBGA   | 672  | IND   | 19.7K |  |  |
| _FEC20E-3 F484I                  | 360  | -3    | fpBGA   | 484  | IND   | 19.7K |  |  |
| LFEC20E-4 F484I                  | 360  | -4    | fpBGA   | 484  | IND   | 19.7K |  |  |
|                                  |      |       | 1 1     |      |       | I     |  |  |
| Part Number                      | l/Os | Grade | Package | Pins | Temp. | LUTs  |  |  |
| LFEC40E-3 F900I                  | 576  | -3    | fpBGA   | 900  | IND   | 40.9K |  |  |
| _FEC40E-4 F900I                  | 576  | -4    | fpBGA   | 900  | IND   | 40.9K |  |  |
| LFEC40E-3 F672I                  | 496  | -3    | fpBGA   | 672  | IND   | 40.9K |  |  |
|                                  |      |       | fpBGA   | 672  | IND   | 40.9K |  |  |

#### LatticeECP Industrial

| Part Number     | l/Os | Grade | Package | Pins | Temp. | LUTs |
|-----------------|------|-------|---------|------|-------|------|
| LFECP6E-3 F484I | 224  | -3    | fpBGA   | 484  | IND   | 6.1K |
| LFECP6E-4 F484I | 224  | -4    | fpBGA   | 484  | IND   | 6.1K |
| LFECP6E-3 F256I | 192  | -3    | fpBGA   | 256  | IND   | 6.1K |
| LFECP6E-4 F256I | 192  | -4    | fpBGA   | 256  | IND   | 6.1K |
| LFECP6E-3 Q208I | 145  | -3    | PQFP    | 208  | IND   | 6.1K |

## LatticeECP Industrial (Continued)

| LFECP6E-4 Q208I | 145 | -4 | PQFP | 208 | IND | 6.1K |
|-----------------|-----|----|------|-----|-----|------|
| LFECP6E-3 T144I | 97  | -3 | TQFP | 144 | IND | 6.1K |
| LFECP6E-4 T144I | 97  | -4 | TQFP | 144 | IND | 6.1K |

| Part Number      | I/Os | Grade | Package | Pins | Temp. | LUTs  |
|------------------|------|-------|---------|------|-------|-------|
| LFECP10E-3 F484I | 288  | -3    | fpBGA   | 484  | IND   | 10.2K |
| LFECP10E-4 F484I | 288  | -4    | fpBGA   | 484  | IND   | 10.2K |
| LFECP10E-3 F256I | 192  | -3    | fpBGA   | 256  | IND   | 10.2K |
| LFECP10E-4 F256I | 192  | -4    | fpBGA   | 256  | IND   | 10.2K |
| LFECP10E-3 Q208I | 145  | -3    | PQFP    | 208  | IND   | 10.2K |
| LFECP10E-4 Q208I | 145  | -4    | PQFP    | 208  | IND   | 10.2K |

| Part Number      | I/Os | Grade | Package | Pins | Temp. | LUTs  |
|------------------|------|-------|---------|------|-------|-------|
| LFECP15E-3 F484I | 352  | -3    | fpBGA   | 484  | IND   | 15.3K |
| LFECP15E-4 F484I | 352  | -4    | fpBGA   | 484  | IND   | 15.3K |
| LFECP15E-3 F256I | 192  | -3    | fpBGA   | 256  | IND   | 15.3K |
| LFECP15E-4 F256I | 192  | -4    | fpBGA   | 256  | IND   | 15.3K |

| Part Number      | I/Os | Grade | Package | Pins | Temp. | LUTs  |
|------------------|------|-------|---------|------|-------|-------|
| LFECP20E-3 F676I | 400  | -3    | fpBGA   | 676  | IND   | 19.7K |
| LFECP20E-4 F676I | 400  | -4    | fpBGA   | 676  | IND   | 19.7K |
| LFECP20E-3 F484I | 360  | -3    | fpBGA   | 484  | IND   | 19.7K |
| LFECP20E-4 F484I | 360  | -4    | fpBGA   | 484  | IND   | 19.7K |

| Part Number      | I/Os | Grade | Package | Pins | Temp. | LUTs  |
|------------------|------|-------|---------|------|-------|-------|
| LFECP40E-3 F896I | 576  | -3    | fpBGA   | 896  | IND   | 40.9K |
| LFECP40E-4 F896I | 576  | -4    | fpBGA   | 896  | IND   | 40.9K |
| LFECP40E-3 F676I | 496  | -3    | fpBGA   | 676  | IND   | 40.9K |
| LFECP40E-4 F676I | 496  | -4    | fpBGA   | 676  | IND   | 40.9K |



# LatticeECP/EC Family Data Sheet Supplemental Information

June 2004

Advance Data Sheet

# **For Further Information**

A variety of technical notes for the LatticeECP/EC family are available on the Lattice web site at <u>www.latticesemi.com</u>.

- LatticeECP/EC sysIO Usage Guide (TN1056)
- ispTRACY Internal Logic Analyzer Guide (TN1054)
- LatticeECP/EC sysCLOCK PLL Design and Usage Guide (TN1049)
- Memory Usage Guide for LatticeECP/EC Devices (TN1051)
- LatticeECP/EC DDR Usage Guide (TN1050)
- Estimating Power Using Power Calculator for LatticeECP/EC Devices (TN1052)
- sysDSP/MAC Usage Guide (TN1057)
- LatticeECP/EC sysCONFIG Usage Guide (TN1053)
- IEEE 1149.1 Boundary Scan Testability in Lattice Devices

For further information on interface standards refer to the following web sites:

- JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
- PCI: <u>ww.pcisig.com</u>

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# Section II. LatticeECP/EC Family Technical Notes



LatticeECP/EC sysIO Usage Guide

June 2004

**Technical Note TN1056** 

# Introduction

The LatticeECP<sup>™</sup> and LatticeEC<sup>™</sup> sysIO<sup>™</sup> Buffers give the designer the ability to easily interface with other devices using advanced system I/O standards. This technical note describes the sysIO standards available and how they can be implemented using Lattice's design software.

# sysIO Buffer Overview

The LatticeECP/EC sysIO interface contains multiple Programmable I/O Cells (PIC) blocks. Each PIC contains two Programmable I/Os (PIO), PIOA and PIOB, connected to their respective sysIO Buffers. Two adjacent PIOs can be joined to provide a differential I/O pair (labeled as "T" and "C").

Each Programmable I/O (PIO) includes a sysIO Buffer and I/O Logic (IOLOGIC). The LatticeECP/EC sysIO buffers support a variety of single-ended and differential signaling standards. The sysIO buffer also supports the DQS strobe signal that is required for interfacing with the DDR memory. One of every 16 PIOs contains a delay element to facilitate the generation of DQS signals. The DQS signal from the bus is used to strobe the DDR data from the memory into input register blocks. For more information on the architecture of the sysIO buffer please refer to the LatticeECP/EC Family Data Sheet.

The IOLOGIC includes input, output and tristate registers that implement both single data rate (SDR) and double data rate (DDR) applications along with the necessary clock and data selection logic. Programmable delay lines and dedicated logic within the IOLOGIC are used to provide the required shift to incoming clock and data signals and the delay required by DQS inputs in DDR memory. The DDR implementation in the IOLOGIC and the DDR memory interface support are discussed in more details in Lattice technical note number TN1050, *LatticeECP/EC DDR Usage Guide*.

# **Supported sysIO Standards**

The LatticeECP/EC sysIO buffer supports both single-ended and differential standards. Single-ended standards can be further subdivided into LVCMOS, LVTTL, PCI and other standards. The buffers support the LVTTL, LVC-MOS 1.2, 1.5, 1.8, 2.5 and 3.3V standards. In the LVCMOS and LVTTL modes, the buffer has individually configurable options for drive strength, bus maintenance (weak pull-up, weak pull-down or a bus-keeper latch) and open drain. Other single-ended standards supported include SSTL and HSTL. Differential standards supported include LVDS, BLVDS, LVPECL, Differential SSTL and Differential HSTL. Table 7-1 lists the sysIO standards supported in the LatticeECP/EC devices.

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

|                     |       | V <sub>CCIO</sub> |       | V <sub>REF</sub> (V) |      |      |  |
|---------------------|-------|-------------------|-------|----------------------|------|------|--|
| Standard            | Min.  | Тур.              | Max.  | Min.                 | Тур. | Max. |  |
| LVCMOS 3.3          | 3.135 | 3.3               | 3.465 | —                    | —    | —    |  |
| LVCMOS 2.5          | 2.375 | 2.5               | 2.625 | —                    | —    | —    |  |
| LVCMOS 1.8          | 1.71  | 1.8               | 1.89  | —                    | —    | —    |  |
| LVCMOS 1.5          | 1.425 | 1.5               | 1.575 | —                    | _    | —    |  |
| LVCMOS 1.2          | 1.14  | 1.2               | 1.26  | —                    | —    | —    |  |
| LVTTL               | 3.135 | 3.3               | 3.465 | —                    | —    | —    |  |
| PCI                 | 3.135 | 3.3               | 3.465 | —                    | —    | —    |  |
| SSTL18 Class I      | 1.71  | 1.8               | 1.89  | 1.15                 | 1.25 | 1.35 |  |
| SSTL2 Class I, II   | 2.375 | 2.5               | 2.625 | 1.15                 | 1.25 | 1.35 |  |
| SSTL3 Class I, II   | 3.135 | 3.3               | 3.465 | 1.3                  | 1.5  | 1.7  |  |
| HSTL15 Class I      | 1.425 | 1.5               | 1.575 | 0.68                 | 0.75 | 0.9  |  |
| HSTL15 Class III    | 1.425 | 1.5               | 1.575 | —                    | 0.9  | —    |  |
| HSTL 18 Class I, II | 1.71  | 1.8               | 1.89  | —                    | 0.9  | —    |  |
| HSTL 18 Class III   | 1.71  | 1.8               | 1.89  | —                    | 1.08 | —    |  |
| LVDS                | 2.375 | 2.5               | 2.625 | —                    | —    | —    |  |
| LVPECL <sup>1</sup> | 3.135 | 3.3               | 3.465 | _                    | —    | —    |  |
| BLVDS <sup>1</sup>  | 2.375 | 2.5               | 2.625 | —                    | —    | _    |  |


#### Table 7-1. Supported sysIO Standards

1. Inputs on chip. Outputs are implemented with the addition of external resisters.

# sysIO Banking Scheme

LatticeECP/EC devices have eight programmable sysIO banks, two per side. Each sysIO bank has a  $V_{CCIO}$  supply voltage and two reference voltages,  $V_{REF1}$  and  $V_{REF2}$ . On the top and bottom banks, the sysIO buffer pair consists of two single-ended output drivers and two sets of single-ended input buffers (both ratioed and referenced). The left and right side sysIO buffer pair along with the two single-ended output and input drivers will also have a differential driver. The referenced input buffer can also be configured as a differential input. The two pads in the pair are described as "true" and "comp", where the true pad is associated with the positive side of the differential input buffer and the comp (complementary) pad is associated with the negative side of the differential input buffer. Figure 7-1 shows the eight banks and their associated supplies.

### Figure 7-1. sysIO Banking



# V<sub>CCIO</sub> (1.2V/1.5V/1.8V/2.5V/3.3V)

Each bank has a separate  $V_{CCIO}$  supply that powers the single-ended output drivers and the ratioed input buffers such as LVTTL, LVCMOS, and PCI. LVTTL, LVCMOS3.3, LVCMOS2.5 and LVCMOS1.2 also have fixed threshold options allowing them to be placed in any bank. The VCCIO voltage applied to the bank determines the ratioed input standards that can be supported in that bank. It is also used to power the differential output drivers.

# V<sub>CCAUX</sub> (3.3V)

In addition to the bank  $V_{CCIO}$  supplies, devices have a  $V_{CC}$  core logic power supply, and a  $V_{CCAUX}$  auxiliary supply that powers the differential and referenced input buffers.  $V_{CCAUX}$  is required because  $V_{CC}$  does not have enough headroom to satisfy the common-mode range requirements of these drivers and input buffers.

# V<sub>CCJ</sub> (1.2V/1.5V/1.8V/2.5V/3.3V)

The JTAG pins have a separate  $V_{CCJ}$  power supply that is independent of the bank  $V_{CCIO}$  supplies.  $V_{CCJ}$  determines the electrical characteristics of the LVCMOS JTAG pins, both the output high level and the input threshold.

# Input Reference Voltage (V<sub>REF1</sub>, V<sub>REF2</sub>)

Each bank can support up to two separate  $V_{REF}$  input voltages,  $V_{REF1}$  and  $V_{REF2}$ , that are used to set the threshold for the referenced input buffers. The location of these  $V_{REF}$  pins is pre-determined within the bank. These pins can be used as regular I/Os if the bank does not require a  $V_{REF}$  voltage.

# V<sub>REF1</sub> for DDR Memory Interface

When interfacing to DDR memory, the  $V_{REF1}$  input must be used as the reference voltage for the DQS and DQ input from the memory. A voltage divider between  $V_{REF1}$  and GND is used to generate an on-chip reference volt-

### Lattice Semiconductor

age that is used by the DQS transition detector circuit. This voltage divider is only present on  $V_{REF1}$  it is not available on  $V_{REF2}$ . For more information on the DQS transition detect logic and its implementation please refer to Lattice technical note number TN1050, *LatticeECP/EC DDR Usage Guide*.

### Mixed Voltage Support in a Bank

The LatticeECP/EC sysIO buffer is connected to three parallel ratioed input buffers. These three parallel buffers are connected to V<sub>CCIO</sub>, V<sub>CCAUX</sub> and to V<sub>CC</sub> giving support for thresholds that track with V<sub>CCIO</sub> as well as fixed thresholds for 3.3V (V<sub>CCAUX</sub>) and 1.2V (V<sub>CC</sub>) inputs. This allows the input threshold for ratioed buffers to be assigned on a pin-by-pin basis, rather than tracking it with V<sub>CCIO</sub>. This option is available for all 1.2V, 2.5V and 3.3V ratioed inputs and is independent of the bank V<sub>CCIO</sub> voltage. For example, if the bank V<sub>CCIO</sub> is 1.8V, it is possible to have 1.2V and 3.3V ratioed input buffers with fixed thresholds, as well as 2.5V ratioed inputs with tracking thresholds.

Prior to device configuration, the ratioed input thresholds always track the bank  $V_{CCIO}$ , this option only takes effect after configuration. Output standards within a bank are always set by  $V_{CCIO}$ . Table 7-2 shows the sysIO standards that the user can mix in the same bank.

|                   | Input sysIO Standards |      |      |      |      |      | Outpu | t syslO Sta | ndards |      |
|-------------------|-----------------------|------|------|------|------|------|-------|-------------|--------|------|
| V <sub>CCIO</sub> | 1.2V                  | 1.5V | 1.8V | 2.5V | 3.3V | 1.2V | 1.5V  | 1.8V        | 2.5V   | 3.3V |
| 1.2V              | Yes                   |      |      | Yes  | Yes  | Yes  |       |             |        |      |
| 1.5V              | Yes                   | Yes  |      | Yes  | Yes  |      | Yes   |             |        |      |
| 1.8V              | Yes                   |      | Yes  | Yes  | Yes  |      |       | Yes         |        |      |
| 2.5V              | Yes                   |      |      | Yes  | Yes  |      |       |             | Yes    |      |
| 3.3V              | Yes                   |      |      | Yes  | Yes  |      |       |             |        | Yes  |

#### Table 7-2. Mixed Voltage Support

# sysIO Standards Supported in Each Bank

| Description                   | Top Side                                                                                           | Right Side                                                                                                 | Bottom Side                                                                                        | Left Side                                                                                                  |
|-------------------------------|----------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|
|                               | Banks 0-1                                                                                          | Banks 2-3                                                                                                  | Banks 4-5                                                                                          | Banks 6-7                                                                                                  |
| Types of I/O Buffers          | Single-ended                                                                                       | Single-ended and Differential                                                                              | Single-ended                                                                                       | Single-ended and Differential                                                                              |
| Output Standards<br>Supported | LVTTL<br>LVCMOS33<br>LVCMOS25<br>LVCMOS18<br>LVCMOS15<br>LVCMOS12<br>SSTL18 Class I                | LVTTL<br>LVCMOS33<br>LVCMOS25<br>LVCMOS18<br>LVCMOS15<br>LVCMOS12<br>SSTL18 Class I                        | LVTTL<br>LVCMOS33<br>LVCMOS25<br>LVCMOS18<br>LVCMOS15<br>LVCMOS12<br>SSTL18 Class I                | LVTTL<br>LVCMOS33<br>LVCMOS25<br>LVCMOS18<br>LVCMOS15<br>LVCMOS12<br>SSTL18 Class I                        |
|                               | SSTL25 Class I, II                                                                                 | SSTL25 Class I, II                                                                                         | SSTL2 Class I, II                                                                                  | SSTL2 Class I, II                                                                                          |
|                               | SSTL33 Class I, II                                                                                 | SSTL33 Class I, II                                                                                         | SSTL3 Class I, II                                                                                  | SSTL3 Class I, II                                                                                          |
|                               | HSTL15 Class I, III                                                                                | HSTL15 Class I, III                                                                                        | HSTL15 Class I, III                                                                                | HSTL15 Class I, III                                                                                        |
|                               | HSTL18_I, II, III                                                                                  | HSTL18 Class I, II, III                                                                                    | HSTL18 Class I, II, III                                                                            | HSTL18 Class I, II, III                                                                                    |
|                               | SSTL18D Class I,                                                                                   | SSTL18D Class I,                                                                                           | SSTL18D Class I                                                                                    | SSTL18D Class I,                                                                                           |
|                               | SSTL25D Class I, II                                                                                | SSTL25D Class I, II                                                                                        | SSTL25D Class I, II                                                                                | SSTL25D Class I, II                                                                                        |
|                               | SSTL33D Class I, II                                                                                | SSTL33D Class I, II                                                                                        | SSTL33D Class I, II                                                                                | SSTL33D_I, II                                                                                              |
|                               | HSTL15D Class I, III,                                                                              | HSTL15D Class I, III                                                                                       | HSTL15D Class I, III                                                                               | HSTL15D Class I, III                                                                                       |
|                               | HSTL18D Class I, III                                                                               | HSTL18D Class I, III                                                                                       | HSTL18D Class I, III                                                                               | HSTL18D Class I, III                                                                                       |
|                               | PCI33<br>LVDS25E <sup>1</sup><br>LVPECL <sup>1</sup><br>BLVDS <sup>1</sup><br>RSDS <sup>1, 2</sup> | PCI33<br>LVDS<br>LVDS25E <sup>1</sup><br>LVPECL <sup>1</sup><br>BLVDS <sup>1</sup><br>RSDS <sup>1, 2</sup> | PCI33<br>LVDS25E <sup>1</sup><br>LVPECL <sup>1</sup><br>BLVDS <sup>1</sup><br>RSDS <sup>1, 2</sup> | PCI33<br>LVDS<br>LVDS25E <sup>1</sup><br>LVPECL <sup>1</sup><br>BLVDS <sup>1</sup><br>RSDS <sup>1, 2</sup> |
| Inputs                        | All Single-ended,                                                                                  | All Single-ended,                                                                                          | All Single-ended,                                                                                  | All Single-ended,                                                                                          |
|                               | Differential                                                                                       | Differential                                                                                               | Differential                                                                                       | Differential                                                                                               |
| Clock Inputs                  | All Single-ended,                                                                                  | All Single-ended,                                                                                          | All Single-ended,                                                                                  | All Single-ended,                                                                                          |
|                               | Differential                                                                                       | Differential                                                                                               | Differential                                                                                       | Differential                                                                                               |
| PCI Support                   | PCI33 with clamp                                                                                   | PCI33 no clamp                                                                                             | PCI33 with clamp                                                                                   | PCI no clamp                                                                                               |
| LVDS Output Buffers           |                                                                                                    | LVDS (3.5mA) Buffers                                                                                       |                                                                                                    | LVDS (3.5mA) Buffers                                                                                       |

1. These differential standards are implemented by using complementary LVCMOS driver with external resistor pack.

2. This mode uses LVDS25E mode with alternative resistor pack values.

# **LVCMOS Buffer Configurations**

All LVCMOS buffers have programmable pull, programmable drive and programmable slew configurations that can be set in the software.

### Programmable Pull-up/Pull-Down/Buskeeper

When configured as LVCMOS or LVTTL, each sysIO buffer has a weak pull-up, a weak pull-down resistor and a weak buskeeper (bus hold latch) available. Each I/O can independently be configured to have one of these features or none of them.

### Programmable Drive

Each LVCMOS or LVTTL output buffer pin has a programmable drive strength option. This option can be set for each I/O independently. The drive strength setting available are 2mA, 4mA, 6mA, 8mA, 12mA, 16mA and 20mA.

### Lattice Semiconductor

Actual options available vary by I/O voltage. The user must consider the maximum allowable current per bank and the package thermal limit current when selecting the drive strength.

### **Programmable Slew Rate**

Each LVCMOS or LVTTL output buffer pin also has a programmable output slew rate control that can be configured for either low noise or high-speed performance. Each I/O pin has an individual slew rate control. This allows slew rate control to be specified on pin-by-pin basis. This slew rate control affects both the rising edges and the falling edges.

In addition to these configurations, each individual sysIO buffer also has a tristate control capability along with open drain control.

### **Open Drain Control**

When configured as LVCMOS or LVTTL, the drivers support open drain operation on each I/O independently. When an I/O is configured as an open drain, the pull-up transistors on the pad are permanently disabled.

# **Differential SSTL and HSTL Support**

The single-ended driver associated with the complementary 'C' pad can optionally be driven by the complement of the data that drives the single-ended driver associated with the true pad. This allows a pair of single-ended drivers to be used to drive complementary outputs with the lowest possible skew between the signals. This is used for driving complementary SSTL and HSTL signals (as required by the differential SSTL and HSTL clock inputs on synchronous DRAM and synchronous SRAM devices respectively). This capability is also used in conjunction with off-chip resistors to emulate LVPECL and BLVDS output drivers.

# **PCI Support**

Each sysIO buffer can be configured to support PCI33. The buffers on the top and bottom of the device have an optional PCI clamp diode that may optionally be specified in the ispLEVER<sup>®</sup> design tool.


# **Programmable Input Delay**

Each input can optionally be delayed before it is passed to the core logic or input registers. The primary use for the input delay is to achieve zero hold time for the input registers when using a direct drive primary clock. To arrive at zero hold time, the input delay will delay the data by at least as much as the primary clock injection delay. This option can be turned ON or OFF for each I/O independently in the software using the FIXEDDELAY attribute. This attribute is described in more detail in the Software sysIO Attributes section. Appendix A shows how this feature can be enabled in the software using HDL attributes.

# **5V Tolerant Input Buffers**

All the I/Os have a clamp diode that is used to clamp the voltage at the input to  $V_{CCIO}$ . This is especially useful for PCI I/O standards. This clamp diode can be used along with an external resistor to make an input 5V tolerant.

#### Figure 7-2. 5V Tolerant Input Buffer



The value of this external resistor will depend on the PCI clamp diode characteristics. Refer to the LatticeECP/EC Data Sheet for the voltage vs. current data for the PCI clamp diode. This data can be used to calculate the value of the external resistor as follows:

External Resistor Value = (5V - Max. Input Voltage)/Current at Max. Input Voltage

# Software sysIO Attributes

sysIO attributes can be specified in the HDL, using the Preference Editor GUI or in the ASCII Preference file (.prf) file directly. Appendices A, B and C list examples of how these can be assigned using each of the methods mentioned above. This section describes in detail each of these attributes.

# IO\_TYPE

This is used to set the sysIO standard for an I/O. The V<sub>CCIO</sub> required to set these I/O standards are embedded in the attribute names itself. There is no separate attribute to set the V<sub>CCIO</sub> requirements. Table 7-4 lists the available I/O types.

| sysIO Signaling Standard                 | IO_TYPE                                                          |
|------------------------------------------|------------------------------------------------------------------|
| Default                                  | LVCMOS18 (for UV)<br>LVCMOS12 (for LV)                           |
| LVDS 2.5V                                | LVDS25                                                           |
| Emulated LVDS 2.5V                       | LVDS25E <sup>1</sup>                                             |
| Bus LVDS 2.5V                            | BLVDS251                                                         |
| LVPECL 3.3V                              | LVPECL331                                                        |
| HSTL18 Class I, II and III               | HSTL18_I,<br>HSTL18_II,<br>HSTL18_III                            |
| Differential HSTL 18 Class I, II and III | HSTL18D_I<br>HSTL18D_II <sup>2</sup><br>HSTL18D_III <sup>2</sup> |
| HSTL 15 Class I and III                  | HSTL15_I<br>HSTL15_III                                           |
| Differential HSTL 15 Class I and III     | HSTL15D_I <sup>2</sup><br>HSTL15D_III <sup>2</sup>               |
| SSTL 33 Class I and II                   | SSTL33_I<br>SSTL33_II                                            |
| Differential SSTL 33 Class I and II      | SSTL33D_I <sup>2</sup><br>SSTL3D_II <sup>2</sup>                 |
| SSTL 25 Class I and II                   | SSTL25_I<br>SSTL25_II                                            |
| Differential SSTL 25 Class I and II      | SSTL25D_I <sup>2</sup><br>SSTL25D_II <sup>2</sup>                |
| SSTL 18 Class I                          | SSTL18_l <sup>2</sup>                                            |
| Differential SSTL 18 Class I             | SSTL18D_I                                                        |
| LVTTL                                    | LVTTL33_OD                                                       |
| 3.3V LVCMOS                              | LVCMOS33                                                         |
| 2.5V LVCMOS                              | LVCMOS25                                                         |
| 1.8V LVCMOS                              | LVCMOS18                                                         |
| 1.5V LVCMOS                              | LVCMOS15                                                         |
| 1.2V LVCMOS                              | LVCMOS12                                                         |
| 3.3V LVCMOS, Open Drain                  | LVCMOS33_OD <sup>2</sup>                                         |

#### Table 7-4. O\_TYPE Attribute Values

#### Table 7-4. O\_TYPE Attribute Values (Continued)

| sysIO Signaling Standard | IO_TYPE                  |
|--------------------------|--------------------------|
| 2.5V LVCMOS, Open Drain  | LVCMOS25_OD <sup>2</sup> |
| 1.8V LVCMOS, Open Drain  | LVCMOS18_OD <sup>2</sup> |
| 1.5V LVCMOS, Open Drain  | LVCMOS15_OD <sup>2</sup> |
| 1.2V LVCMOS, Open Drain  | LVCMOS12_OD <sup>2</sup> |
| 3.3V PCI                 | PCI33                    |

1. These differential standards are implemented by using complementary LVCMOS driver with external resistor pack.

2. IO\_TYPE with a "OD" at the end indicate that the I/O is configures as an open drain output.

### DRIVE

The drive strength attribute is available for LVTTL and LVCMOS output standards. These can be set or each I/O pin individually.

#### Values: NA, 2, 4, 8, 12, 16, 20 LatticeECP/EC Default: 6

The programmable drive available on a pad will depend on the  $V_{CCIO.}$  Table 7-5 shows the drive strength available for different  $V_{CCIO.}$ 

#### Table 7-5. Programmable Drive Strength Values at Various V<sub>CCIO</sub> Voltages

|       | V <sub>CCIO</sub> |       |       |       |       |  |
|-------|-------------------|-------|-------|-------|-------|--|
| Drive | 1.2 V             | 1.5 V | 1.8 V | 2.5 V | 3.3 V |  |
| 2     | Х                 |       |       |       | Х     |  |
| 4     |                   | Х     | Х     | Х     | Х     |  |
| 6     | Х                 |       |       |       |       |  |
| 8     |                   | Х     | Х     | Х     | Х     |  |
| 12    |                   |       | Х     | Х     | Х     |  |
| 16    |                   |       | Х     | Х     | Х     |  |
| 20    |                   |       |       | Х     | Х     |  |

### PULLMODE

The PULLMODE attribute is available for all the LVTLL and LVCMOS inputs and outputs. This attribute can be enabled for each I/O independently.

Values: UP, DOWN, NONE, KEEPER Default: UP

### PCICLAMP

PCI33 inputs and outputs on the top of the device have an optional PCI clamp that is enabled via the PCICLAMP attribute. The PCICLAMP is also available for all LVCMOS33 and LVTTL inputs and outputs.

Values: ON, OFF Default: OFF

### SLEWRATE

The SLEWRATE attribute is available for all LVTTL and LVCMOS output drivers. Each I/O pin has an individual slew rate control. This allows the designer to specify the slew rate control on a pin-by-pin basis.

Values: FAST, SLOW Default: FAST

### FIXEDELAY

The FIXEDELAY attribute is available to each input pin. This attribute, when enabled, is used to achieve zero hold time for the input registers when using global clock.

Values: TRUE, FALSE Default: FALSE

### **DIN/DOUT**

This attribute can be used when an I/O register needs to be assigned. Using DIN asserts an input register and using the DOUT attribute asserts an output register in the design. By default, the software will try to assign the I/O registers if applicable.

### LOC

This attribute can be used to make pin assignments to the I/O ports in the design. This attribute is only used when the pin assignments are made in HDL source. Pins assignments can be made directly using the GUI in the Preference Editor of the software. The appendices explain this in more detail.

# **Design Considerations and Usage**

This section discusses some of design rules and considerations that need to be taken into account when designing with the LatticeECP/ECP sysIO Buffer

### **Banking Rules**

- If V<sub>CCIO</sub> or V<sub>CCJ</sub> for any bank is set to 3.3V, it is recommended that it be connected to the same power supply as V<sub>CCAUX</sub>, thus minimizing leakage.
- If V<sub>CCIO</sub> or V<sub>CCJ</sub> for any bank is set to 1.2V, it is recommended that it be connected to the same power supply as V<sub>CC</sub>, thus minimizing leakage.
- When implementing DDR memory interfaces, the V<sub>REF1</sub> of the bank is used to provide reference to the interface pins and cannot be used to power any other referenced inputs.
- Only the top and bottom banks (Banks 0, 1, 4, and 5) will support PCI clamps. The left and right side (Banks 2, 3, 6 and 7) do not support PCI Clamp, but will support True LVDS output.

### **Differential I/O Rules**

- All the banks can support LVDS input buffers. Only the banks on the right and left side (Banks 2, 3, 6 and 7) will support True Differential output buffers. The banks on the top and bottom will support the LVDS input buffers but will not support True LVDS outputs. The user can use emulated LVDS output buffers on these banks.
- All banks support emulated differential buffers using external resistor pack and complementary LVCMOS drivers.
- There are no restrictions on the number of I/Os that can support LVDS. LVDS can only be assigned to the TRUE pad. Please see the LatticeECP/EC Family Data Sheet to see the pin listing for all the LVDS pairs.

### Assigning V<sub>REF</sub> / V<sub>REF</sub> Groups for Referenced Inputs

Each bank has two dedicated  $V_{REF}$  input pins,  $V_{REF1}$  and  $V_{REF2}$ . Buffers can be grouped to a particular  $V_{REF}$  rail,  $V_{REF1}$  or  $V_{REF2}$ . This grouping is done by assigning a PGROUP VREF preference along with the LOCATE PGROUP preference.

#### Preference Syntax

PGROUP <pgrp\_name> [(VREF <vref\_name>)+] (COMP <comp\_name>)+; LOCATE PGROUP <pgrp\_name> BANK <bank\_num>; LOCATE VREF <vref\_name> SITE <site\_name>;

#### Example of VREF Groups

PGROUP "vref\_pg1" VREF "ref1" COMP "ah(0)" COMP "ah(1)" COMP "ah(2)" COMP "ah(3)" COMP "ah(4)" COMP "ah(5)" COMP "ah(6)" COMP "ah(7)";

PGROUP "vref\_pg2" VREF "ref2" COMP "al(0)" COMP "al(1)" COMP "al(2)" COMP "al(3)" COMP "al(4)" COMP "al(5)" COMP "al(6)" COMP "al(7)";

LOCATE VREF "ref1" SITE PR29C; LOCATE VREF "ref2" SITE PR48B;

or

```
LOCATE PGROUP " vref_pg1" BANK 2;
LOCATE PGROUP " vref_pg2" BANK 2;
```

The second example show  $V_{REF}$  groups, "vref\_pg1" assigned to  $V_{REF}$  "ref1" and "vref\_pg2" assigned to "ref2".  $V_{REF}$  must then be locked to either  $V_{REF1}$  or  $V_{REF2}$  using LOCATE preference. Or, the user can simply designate to which bank  $V_{REF}$  group should be located. The software will then assign these to either  $V_{REF1}$  or  $V_{REF2}$  of the bank.

If the PGROUP VREF is not used, the software will automatically group all pins that need the same  $V_{REF}$  reference voltage. This preference is most useful when there is more than one bus using the same reference voltage and the user wants to associate each of these buses to different  $V_{REF}$  resources.

# **Differential I/O Implementation**

The LatticeECP/EC devices support a variety of differential standards as detailed in the following section.

### LVDS

True LVDS (LVDS25) drivers are available on the left and right side of the devices. LVDS input support is provided on all sides of the device. All four sides support LVDS using complementary LVCMOS drivers with external resistors (LVDS25E).

Please refer to the LatticeECP/EC Family Data Sheet for a more detailed explanation of these LVDS implementations.

### LVPECL

All the sysIO Buffers will support LVPECL inputs. LVPECL outputs are supported using a complementary LVCMOS driver with external resistors.

Please refer to the LatticeECP/EC Family Data Sheet for further information on LVPECL implementation.

### BLVDS

All single-ended sysIO buffer pairs in the LatticeECP family support the Bus-LVDS standard using complementary LVCMOS drivers with external resistors.

Please refer to the LatticeECP/EC Family Data Sheet to learn more about BLVDS implementation.

### RSDS

All single-ended sysIO buffers pairs in the LatticeECP family support the RSDS standard using complementary LVCMOS drivers with external resistors. This mode uses LVDS25E with an alternative resistor pack.

### **Differential SSTL and HSTL**

All single-ended sysIO buffers pairs in the LatticeECP family support differential SSTL and HSTL. Please refer to the LatticeECP/EC Family Data Sheet for a detailed explanation of Differential HSTL and SSTL implementation.

# **Technical Support Assistance**

- Hotline: 1-800-LATTICE (North America) +1-408-826-6002 (Outside North America)
- e-mail: techsupport@latticesemi.com
- Internet: <u>www.latticesemi.com</u>

# Appendix A. HDL Attributes for Synplicity and Exemplar

Using these HDL attributes, you can assign sysIO attributes directly in your source. You will need to use the attribute definition and syntax for the synthesis vendor you are planning to you to use. Below are a list of all the sysIO attributes syntax and examples for Exemplar and Synplicity. This section only lists the sysIO buffer attributes for these devices. You can refer to the Exemplar and Synplicity user manuals for a complete list of synthesis attributes. These manuals are available through ispLEVER Software Help.

# VHDL Synplicity/Exemplar

This section lists syntax and examples for all the sysIO attributes in VHDL when using Exemplar or Synplicity synthesis tools.

### Syntax

| Attribute  | Syntax                                                                                          |
|------------|-------------------------------------------------------------------------------------------------|
| IO_TYPE    | Attribute IO_TYPE: string;<br>Attribute IO_TYPE of Pinname: signal is "IO_TYPE Value";          |
| DRIVE      | Attribute DRIVE: string;<br>Attribute DRIVE of Pinname: signal is "Drive Value";                |
| PULLMODE   | Attribute PULLMODE: string;<br>Attribute PULLMODE of Pinname: signal is "Pullmode Value";       |
| SLEWRATE   | Attribute PULLMODE: string;<br>Attribute PULLMODE of Pinname: signal is "Pullmode Value";       |
| FIXEDDELAY | Attribute FIXEDDELAY: string;<br>Attribute FIXEDDELAY of Pinname: signal is "Fixeddelay Value"; |
| DIN        | Attribute DIN: string;<br>Attribute DIN of Pinname: signal is " ";                              |
| DOUT       | Attribute DOUT: string;<br>Attribute DOUT of Pinname: signal is " ";                            |
| LOC        | Attribute LOC: string;<br>Attribute LOC of Pinname: signal is "pin_locations";                  |

#### Table 7-6. VHDL Attribute Syntax for Synplicity and Exemplar

### Examples

ΙΟ ΤΥΡΕ

--\*\*\* Attribute Declaration\*\*\*

ATTRIBUTE IO\_TYPE: string;

### --\*\*\*IO\_TYPE assignment for I/O Pin\*\*\*

ATTRIBUTE IO\_TYPE OF portA: SIGNAL IS "PCI33";

ATTRIBUTE IO\_TYPE OF portB: SIGNAL IS "LVCMOS33";

ATTRIBUTE IO\_TYPE OF portC: SIGNAL IS "LVDS25";

#### DRIVE

#### --\*\*\*Attribute Declaration\*\*\*

ATTRIBUTE DRIVE: string;

#### --\*\*\*DRIVE assignment for I/O Pin\*\*\*

ATTRIBUTE DRIVE OF portB: SIGNAL IS "20";

### Lattice Semiconductor

## PULLMODE

--\*\*\*Attribute Declaration\*\*\*

ATTRIBUTE PULLMODE : string;

#### --\*\*\*PULLMODE assignment for I/O Pin\*\*\*

ATTRIBUTE PULLMODE OF portA: SIGNAL IS "PCICLAMP";

ATTRIBUTE PULLMODE OF portB: SIGNAL IS "UP";

#### SLEWRATE --\*\*\*Attribute Declaration\*\*\*

ATTRIBUTE SLEWRATE : string;

### --\*\*\* SLEWRATE assignment for I/O Pin\*\*\*

ATTRIBUTE SLEWRATE OF portB: SIGNAL IS "FAST";

#### FIXEDDELAY --\*\*\*Attribute Declaration\*\*\*

ATTRIBUTE FIXEDDELAY: string;

### --\*\*\* SLEWRATE assignment for I/O Pin\*\*\*

ATTRIBUTE FIXEDDELAY OF portB: SIGNAL IS "TRUE";

#### DIN/DOUT --\*\*\*Attribute Declaration\*\*\*

ATTRIBUTE din : string;

ATTRIBUTE dout : string;

#### --\*\*\* din/dout assignment for I/O Pin\*\*\*

ATTRIBUTE din OF input\_vector: SIGNAL IS " ";

ATTRIBUTE dout OF output\_vector: SIGNAL IS " ";

#### LOC

### --\*\*\*Attribute Declaration\*\*\*

ATTRIBUTE LOC : string;

--\*\*\* LOC assignment for I/O Pin\*\*\*

ATTRIBUTE LOC OF input\_vector: SIGNAL IS "E3,B3,C3 ";

# Verilog Synplicity

This section lists syntax and examples for all the sysIO Attributes in Verilog using Synplicity synthesis tool.

### Syntax

### Table 7-7. Verilog Synplicity Attribute Syntax

| Attribute  | Syntax                                                       |  |  |  |  |  |
|------------|--------------------------------------------------------------|--|--|--|--|--|
| IO_TYPE    | PinType PinName /* synthesis IO_TYPE="IO_Type Value"*/;      |  |  |  |  |  |
| DRIVE      | PinType PinName /* synthesis DRIVE="Drive Value"*/;          |  |  |  |  |  |
| PULLMODE   | PinType PinName /* synthesis PULLMODE="Pullmode Value"*/;    |  |  |  |  |  |
| SLEWRATE   | PinType PinName /* synthesis SLEWRATE="Slewrate Value"*/;    |  |  |  |  |  |
| FIXEDDELAY | PinType PinName /* synthesis FIXEDELAY="Fixeddelay Value"*/; |  |  |  |  |  |
| DIN        | PinType PinName /* synthesis DIN=" "*/;                      |  |  |  |  |  |
| DOUT       | PinType PinName /* synthesis DOUT=" "*/;                     |  |  |  |  |  |
| LOC        | PinType PinName /* synthesis LOC="pin_locations "*/;         |  |  |  |  |  |

### Examples

### //IO\_TYPE, PULLMODE, SLEWRATE and DRIVE assignment

output portA /\*synthesis IO\_TYPE="PCI33" PULLMODE ="PCICLAMP"\*/;

output portB /\*synthesis IO\_TYPE="LVCMOS33" PULLMODE ="UP" SLEWRATE ="FAST"

DRIVE ="20"\*/;

output portC /\*synthesis IO\_TYPE="LVDS25" \*/;

### // Fixeddelay

input load /\* synthesis FIXEDELAY="TRUE" \*/;

### // Place the flip-flops near the load input

input load /\* synthesis din="" \*/;

### // Place the flip-flops near the outload output

output outload /\* synthesis dout="" \*/;

### //I/O pin location

input [3:0] DATA0 /\* synthesis loc="E3,B1,F3"\*/;

### //Register pin location

reg data\_in\_ch1\_buf\_reg3 /\* synthesis loc="R40C47" \*/;

#### //Vectored internal bus

reg [3:0] data\_in\_ch1\_reg /\*synthesis loc ="R40C47,R40C46,R40C45,R40C44" \*/;

# Verilog Exemplar

This section lists syntax and examples for all the sysIO Attributes in Verilog using Synplicity synthesis tool.

### Syntax

### Table 7-8. Verilog Exemplar Attribute Syntax

| Attribute  | Syntax                                                |  |  |  |  |  |
|------------|-------------------------------------------------------|--|--|--|--|--|
| IO_TYPE    | //exemplar attribute PinName IO_TYPE IO_TYPE Value    |  |  |  |  |  |
| DRIVE      | //exemplar attribute PinName DRIVE Drive Value        |  |  |  |  |  |
| PULLMODE   | //exemplar attribute PinName IO_TYPE Pullmode Value   |  |  |  |  |  |
| SLEWRATE   | //exemplar attribute PinName IO_TYPE Slewrate Value   |  |  |  |  |  |
| FIXEDDELAY | //exemplar attribute PinName IO_TYPE Fixeddelay Value |  |  |  |  |  |
| LOC        | //exemplar attribute PinName LOC pin_location         |  |  |  |  |  |

### Example

### //\*\*\*\*IO\_TYPE \*\*\*

//exemplar attribute portA IO\_TYPE PCI33

//exemplar attribute portB IO\_TYPE LVCMOS33

//exemplar attribute portC IO\_TYPE SSTL25\_II

//exemplar attribute portD IO\_TYPE LVCMOS25\_OD

### //\*\*\* Drive \*\*\*

//exemplar attribute portB DRIVE 20

//exemplar attribute portD DRIVE 8

### //\*\*\* Pullmode\*\*\*

//exemplar attribute portB PULLMODE UP

//exemplar attribute portA PULLMODE PCICLAMP

### //\*\*\* Slewrate \*\*\*

//exemplar attribute portB SLEWRATE FAST

//exemplar attribute portD SLEWRATE SLOW

### // \*\*\*Fixeddelay\*\*\*

// exemplar attribute load FIXEDELAY TRUE

### //\*\*\*LOC\*\*\*

//exemplar attribute portB loc E3

# Appendix B. sysIO Attributes Using Preference Editor User Interface

You can also assign the sysIO buffer attributes using the Pre Map Preference Editor GUI available in the ispLEVER tools. The Pin Attribute Sheet list all the ports in your design and all the available sysIO attributes as preferences. Clicking on each of these cells will produce a list of all the valid I/O preference for that port. Each column takes precedence over the next. Hence, when a particular IO\_TYPE is chosen, the DRIVE, PULLMODE and SLEWRATE columns will only list the valid combinations for that IO\_TYPE. The user can lock the pin locations using the pin location column of the Pin Attribute sheet. Right-clicking on a cell will list all the available pin locations. The Preference Editor will also conduct a DRC check to look for incorrect pin assignments.

You can enter the DIN/ DOUT preferences using the Cell Attributes Sheet of the Preference Editor. All the preferences assigned using the Preference Editor are written into the preference file (.prf).

Figure 7-2 and Figure 7-3 show the Pin Attribute Sheet and the Cell Attribute Sheet views of the Preference Editor. For further information on how to use the Preference Editor, refer to the ispLEVER Help documentation located in the Help menu option of the software.

| E- 🔬 vlogio                      |    | Туре             | Signal/Gr… ⊽    | Groupe | Pin Location    | ІО Туре          | Drive   | Slewrate         | Pullmode          | Output Load  |
|----------------------------------|----|------------------|-----------------|--------|-----------------|------------------|---------|------------------|-------------------|--------------|
| 🗄 🐨 Input Ports                  | 2  | Output Port      | portD(3)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
| Output Ports                     | 3  | Output Port      | portD(2)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
|                                  | 4  | Output Port      | portD(1)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
|                                  | 5  | Output Port      | portD(0)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
| portC(0) @ A15                   | 6  | Output Port      | portC(4)        | N/A    | A17             | LVCMO533         |         |                  | NONE              |              |
| portC(1) @ A20                   | 7  | Output Port      | portC(3)        | N/A    | A18             | BLVDS25          |         |                  | NONE              | N/A          |
| portC(2) @ A19                   | 8  | Output Port      | portC(2)        | N/A    | A19             | LVCMOS25_OD      |         |                  | NONE              |              |
| portC(3) @ A18<br>portC(4) @ A17 | 9  | Output Port      | portC(1)        | N/A    | A20             | LVCMOS15         |         |                  | NONE              |              |
| □ B portD(4:0)                   | 10 | Output Port      | portC(0)        | N/A    | A15             | LVPECL33         |         |                  | NONE              | N/A          |
| portD(0)                         | 11 | Output Port      | portB(4)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
| 🖵 portD(1)                       | 12 | Output Port      | portB(3)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
| portD(2)                         | 13 | Output Port      | portB(2)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
| portD(3)                         | 14 | Output Port      | portB(1)        | N/A    |                 |                  | N/A     | N/A              | N/A               |              |
| THE Nets                         | T  | Pin Attributes 🤇 | Cell Attributes | Global | Constraints λ B | llock 👌 Period / | Frequer | ncy λ In / Out ι | Clock <b>)</b> Mu | lticycle / 🦳 |

Figure 7-3. Pin Attributes Tab

Figure 7-4. Cell Attributes Tab

| 🕀 🛷 Output Ports |   |    | Туре      | Cell Name                | Din / Dout       |
|------------------|---|----|-----------|--------------------------|------------------|
| i - E Nets       |   | 1  | FFs       | ix266                    | Din              |
| E Cells          |   | 2  | FFs       | ix205                    | Din              |
| ⊡• M FFs         |   | 3  | FFs       | ix212                    | Din              |
| ix212            |   | 4  | FFs       | ix215                    | Din              |
|                  |   | 5  | FFs       | ix218                    | Din              |
| 🔣 ix218          |   | 6  | FFs       | ix221                    | Din              |
| 🔝 ix221          |   | 7  | FFs       | ix224                    | Dout             |
| 🔝 ix224          |   | 8  | FFs       | ix227                    | Dout             |
|                  |   | 9  | FFs       | ix230                    | Dout             |
| ix233            |   | 10 | FFs       | ix233                    | Din              |
| 🔝 ix236          |   | 11 | FFs       | ix236                    | Dout             |
| 🔝 ix239          |   | 12 | FFs       | ix239                    | Din              |
|                  |   | 13 | FFs       | ix242                    | Din              |
|                  | - | ٩Þ | √Pin Atti | ributes <b>λ</b> Cell Ai | tributes ( Glob: |

# Appendix C. sysIO Attributes Using Preference File (ASCII file)

You can also enter the sysIO attributes directly in the preference (.prf) file as sysIO buffer preferences. The PRF file is an ASCII file containing two sections: a schematic section for preferences created by the Mapper or translator, and a user section for preferences entered by the user. You can write user preferences directly into this file. The synthesis attributes appear between the schematic start and schematic end of the file. You can enter the sysIO buffer preferences after the schematic end line using the preference file syntax. Below are a list of sysIO buffer preference syntax and examples.

### IOBUF

This preference is used to assign the attribute IO\_TYPE, PULLMODE, SLEWRATE and DRIVE.

#### Syntax

IOBUF [ALLPORTS | PORT <port\_name> | GROUP <group\_name>] (keyword=<value>)+;

where:

<port\_name> = These are not the actual top-level port names, but should be the signal name attached to the port.
PIOs in the physical design (.ncd) file are named using this convention. Any multiple listings or wildcarding should
be done using GROUPs

Keyword = IO\_TYPE, DRIVE, PULLMODE, SLEWRATE.

#### Example

IOBUF PORT "port1" IO\_TYPE=LVTTL33 DRIVE=8 PULLMODE=UP SLEWRATE=FAST; DEFINE GROUP "bank1" "in\*" "out\_[0-31]"; IOBUF GROUP "bank1" IO\_TYPE=SSTL18\_II;

### LOCATE

When this preference is applied to a specified component it places the component at a specified site and locks the component to the site. If applied to a specified macro instance it places the macro's reference component at a specified site, places all of the macro's pre-placed components (that is, all components that were placed in the macro's library file) in sites relative to the reference component, and locks all of these placed components at their sites. This can also be applied to a specified PGROUP.

#### Syntax

LOCATE [COMP <comp\_name> | MACRO <macro\_name>] SITE <site\_name>;

LOCATE PGROUP <pgroup\_name> [SITE <site\_name>; | REGION <region\_name>;]

LOCATE PGROUP <pgroup\_name> RANGE <site\_1> [<site\_2> | <count>] [<direction>] | RANGE <chip\_side> [<direction>];

LOCATE BUS < bus\_name> ROW|COL <number>;

<bus\_name> := string

<number> := integer

Note: If the comp\_name, macro\_name, or site\_name begins with anything other than an alpha character (for example, "11C7"), you must enclose the name in quotes. Wildcard expressions are allowed in <comp\_name>.

#### Example

This command places the port Clk0 on the site A4:

LOCATE COMP "CIk0" SITE "A4";

### Lattice Semiconductor

This command places the component PFU1 on the site named R1C7:

LOCATE COMP "PFU1" SITE "R1C7";

This command places bus1 on ROW 3 and bus2 on COL4

LOCATE BUS "bus1" ROW 3;

LOCATE BUS "bus2" COL 4;

### **USE DIN CELL**

This preference specifies the given register to be used as an input Flip Flop.

#### Syntax

USE DIN CELL <cell\_name>;

where:

<cell\_name> := string

Example

USE DIN CELL "din0";

### USE DOUT CELL

Specifies the given register to be used as an output Flip Flop.

#### Syntax

USE DOUT CELL <cell\_name>;

where:

<cell\_name> := string

Examples USE DOUT CELL "dout1";

### **PGROUP VREF**

This preference is used to group all the components that need to be associated to one VREF pin within a bank.

#### Syntax

PGROUP <pgrp\_name> [(VREF <vref\_name>)+] (COMP <comp\_name>)+;

LOCATE PGROUP <pgrp\_name> BANK <bank\_num>;

LOCATE VREF <vref\_name> SITE <site\_name>;

#### Example

PGROUP "vref\_pg1" VREF "ref1" COMP "ah(0)" COMP "ah(1)" COMP "ah(2)" COMP "ah(3)" COMP "ah(4)" COMP "ah(5)" COMP "ah(6)" COMP "ah(7)";

PGROUP "vref\_pg2" VREF "ref2" COMP "al(0)" COMP "al(1)" COMP "al(2)" COMP "al(3)" COMP "al(4)" COMP "al(5)" COMP "al(6)" COMP "al(7)";

LOCATE VREF "ref1" SITE PR29C;

LOCATE VREF "ref2" SITE PR48B;

or

LOCATE PGROUP " vref\_pg1" BANK 2;

LOCATE PGROUP " vref\_pg2" BANK 2;



# Memory Usage Guide for LatticeECP/EC Devices

May 2004

Technical Note TN1051

# Introduction

This technical note discusses memory usage for the LatticeEC<sup>™</sup> and LatticeECP<sup>™</sup> device families. It is intended to be used by design engineers as a guide in integrating the EBR and PFU based memories for these device families in ispLEVER<sup>®</sup>.

The architecture of the LatticeECP/EC devices provides a large amount of resources for memory intensive applications. The sysMEM<sup>™</sup> Embedded Block RAM (EBR) complements its distributed PFU-based memory. Single-Port RAM, Dual-Port RAM, Pseudo Dual-Port RAM and ROM memories can be constructed using the EBR. LUTs and PFU can implement Distributed Single-Port RAM, Dual-Port RAM and ROM. The internal logic of the device can be used to configure the memory elements as FIFO and other storage types.

The capabilities of the EBR Block RAM and PFU RAM are referred to as primitives and described later in this document. Designers can utilize the memory primitives in two separate ways:

- Via the Module Manager The Module Manager GUI allows users to specify the memory type and size that is required. The Module Manager takes this specification and constructs a netlist to implement the desired memory by using one or more of the memory primitives.
- Via the PMI (Parameterizable Module Inferencing) PMI allows experienced users to skip the graphical interface and utilize the Configurable memory modules on the fly from the ispLEVER Project Navigator. The parameters and the control signals needed either in Verilog or VHDL can be set. The top-level design will have the parameters defined and signals declared so the interface can automatically generate the black box during synthesis.

The remainder of this document discusses these approaches, utilizing the Module Manager, PMI inference, memory modules and memory primitives.

# **Utilizing the Module Manager**

Designers can utilize the Module Manager to easily specify a variety of memories in their designs. These modules will be constructed using one or more memory primitives along with general purpose routing and LUTs as required. The available modules are:

- Single Port RAM (RAM\_DQ) EBR based
- Dual PORT RAM (RAM\_DP\_TRUE) EBR based
- Pseudo Dual Port RAM (RAM\_DP) EBR based
- Read Only Memory (ROM) EBR Based
- First In First Out Memory (FIFO and FIFO\_DC) EBR Based
- Distributed Single Port RAM (Distributed\_SPRAM) PFU based
- Distributed Dual Port RAM (Distributed\_DPRAM) PFU based
- Distributed ROM (Distributed\_ROM) PFU/PFF based

### Module Manager Flow

For generating any of these memories, create (or open) a project for the LatticeEC or LatticeECP devices.

From the Project Navigator, select **Tools > Module / IP Manager**. Alternatively, users can also click on the button in the toolbar when the LatticeECP/EC devices are targeted in the project.

This opens the Module Manager window as shown in Figure 8-1.

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Figure 8-1. Module / IP Manager - Main Window

| Module/IP Manager - [d:\work\support\c5                                                                                                                                                                          | 8119\prs88_memory_idealpinlock\]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | - II X |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| File View Help                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        |
| Schematic/Verilog HDL 💌   LFEC20E                                                                                                                                                                                | -3F672CES 🗾 🖇 🦎                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        |
| Module  Arithmetic_Components  Ben_Components  Ben_Components  FIFO_DC  RAM_DP  RAM_DP  RAM_DQ  RAM_DQ  Sorage_Components  Distributed_DPRAM  Distributed_PRAM  Distributed_SPRAM  Module/IP Manager is starting | Image: Constraint of the constraint |        |
|                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |        |
| For Help, press F1                                                                                                                                                                                               | NUM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |        |

The left pane of this window has the Module Tree. The EBR-based Memory Modules are under the **EBR\_Components** and the PFU-based Distributed Memory Modules are under **Storage\_Components** as shown in Figure 8-1.

Let us look at an example of the generating an EBR-based Pseudo Dual Port RAM of size 512 x 16. Select RAM\_DP under the EBR\_Components. The right pane changes, as shown in Figure 8-2.

Figure 8-2. Example Generating Pseudo Dual Port RAM (RAM\_DP) Using Module Manager

| Module/IP Manager - [d:\work\support\c58                                                                                                                                                               | 119\prs88_men                                          | nory_idealpinlock\]                                           |                                                                   |                                                                                                     |       |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|---------------------------------------------------------------|-------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|-------|
| File View Help                                                                                                                                                                                         |                                                        |                                                               |                                                                   |                                                                                                     |       |
| Schematic/Verilog HDL 💌   LFEC20E-                                                                                                                                                                     | 3F672CES 💌                                             | 8 №?                                                          |                                                                   |                                                                                                     |       |
| Module  Module  Counter_Components  EBR_Components  FIFO_DC  RAM_DP_TRUE RAM_DP_TRUE RAM_DQ  RAM_OPTRUE RAM_QQ  Sorrage_Components  Distributed_DRAM  Distributed_SPRAM  Module/IP Manager is starting | Device_Family<br>Macro_Type<br>Category<br>Module_Name | LATTICE-EC<br>Module<br>EBR_Components<br>RAM_DP<br>Customize | Project Path:<br>Module Name:<br>Design Entry:<br>Device:<br>Help | d \work\support\c58119\prs8       ram_dp_512x16       Schematic/Verilog HDL       ILFEC20E-3F672CES |       |
|                                                                                                                                                                                                        |                                                        |                                                               |                                                                   |                                                                                                     |       |
|                                                                                                                                                                                                        |                                                        |                                                               |                                                                   |                                                                                                     |       |
| ,<br>For Help, press F1                                                                                                                                                                                |                                                        |                                                               |                                                                   |                                                                                                     | 1 //. |

In the right-hand pane, options like **Device Family**, **Macro Type**, **Category**, and **Module\_Name** are device and selected module dependent. These cannot be changed in the Module Manager.

## Lattice Semiconductor

Users can change the directory where the generated module files will be placed by clicking the browse button in the **Project Path**.

The **Module Name** text box allows users to specify the entity name for the module they are about to generate. Users must provide this entity name.

**Design Entry**, Verilog or VHDL, by default is the same as the project type. If the project is a VHDL project, the selected Design Entry option will be "Schematic/ VHDL", and "Schematic/ Verilog-HDL" if the project type is Verilog-HDL.

The **Device** pull-down menu allows users to select different devices within the same family (LatticeEC in this example). Then click the **Customize** button. This opens another window (Figure 8-3) where the RAM can be customized.



| % Lattice Module EBR RAM_DP                                                                                                                                                                                          |                                      |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|
|                                                                                                                                                                                                                      | General Options \ Configuration \    |
| $RAM_DP$ $ \rightarrow WiAddress[7:0]$ $ \rightarrow RdAddress[8:0]$ $ \rightarrow Data[1:0]$ $ \rightarrow RdClock$ $ \rightarrow RdClockEn Q[0:0]$ $ \rightarrow Reset$ $ \rightarrow WrClockEn$ $ \rightarrow WE$ | Select the netlist formats.          |
|                                                                                                                                                                                                                      | Generate Load Parameters Cancel Help |

The the left-hand side of this window shows the block diagram of the module. The right-hand side has two tabs – the General Options tab and the Configuration tab.

In the **General Options** tab, users are given the option to generate an EDIF netlist along with Verilog-HDL or VHDL Module. The **Bus Expression Style** and the **Bus Ordering Style** can also be selected.

Checking Insert I/O Buffers into the Netlist, inserts buffers into the netlist that is generated.

The **Configuration** tab allows users to specify the address port sizes and data widths. Selecting the Configuration tab opens a window as shown in Figure 8-4.

| RAM_DP                                                                                                                                                         | Specify the size of the block RAM_DP Read Port Addr Read Depth 512 Data Width 16 Write Port                                                                                                                        |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| WrAddress[7:0]     RdAddress[8:0]     Data[1:0]     RdClock     RdClockEn Q[0:0]     Reset     WrClock     WrClockEn     WrClockEn     WrClockEn     WrClockEn | Addr Write Depth 512 Data Width 14<br>Enable Output Register<br>Reset Mode Async<br>GSR Enabled<br>Input Data Registered<br>Address Control Registered<br>Memory File<br>Memory File Format: © Binary © Hex © Orca |

Figure 8-4. Generating Pseudo Dual Port RAM (RAM\_DP) Module Customization – Configuration Tab

Users can specify the Address Depth and Data width for the **Read Port** and the **Write Port** in the text boxes provided. In this example we are generating a Pseudo Dual Port RAM of size 512 x 16. Users can also create RAMs of different port widths in the case of Pseudo Dual Port and True Dual Port RAMs.

The check box **Enable Output Registers** inserts the output registers in the Read Data Port, as the output registers are optional for the EBR-based RAMs.

The Configuration tab also has options to select the attributes. The **Reset Mode** can be selected to be Asynchronous Reset or Synchronous Reset. **GSR** or Global Set Reset can be selected to be Enabled or Disabled.

The Input Data and the Address Control is always registered, as the hardware only supports synchronous operation for the EBR based RAMs

Users can also pre-initialize their memory with the contents they specify in the Memory file. It is optional to provide this file in the RAMs. However, in the case of ROM, it is required to provide the Memory file. These files can be of Binary, Hex or Addresses Hex (ORCA<sup>®</sup>) format. The details of these formats are discussed in the Initialization File section of this technical note.

At this point, users can click the **Generate** button to generate the module that they have customized. A netlist in the desired format is then generated and placed in the specified location. Users can incorporate this netlist in their designs.

Another button of importance here is **Load Parameters**. The Module Manager stores the parameters that the user has specified in an *<module\_name>.lpc* file. This file is generated along with the module. Users can click on the Load Parameter button to load the parameters of a previously generated module to re-visit or make changes to it.

Once the Module is generated, users can either instantiate the \*.lpc or the Verilog-HDL/ VHDL file in the top level module of their design.

The various memory modules, both EBR and Distributed, are discussed in detail later in this document.

# Utilizing the PMI

Parameterizable Module Inferencing (PMI) allows experienced users to skip the graphical interface and utilize the configurable memory modules on-the-fly from the ispLEVER Project Navigator.

Users can instantiate a component of the memory module directly into their design, instead of using the module generated by the Module Manager. The instantiated component allows users to change the parameters and attributes of the module from within the Verilog-HDL or VHDL code. The instantiated component can be simulated too. The top level of the design will have the memory parameters defined and signals declared so the interface can automatically generate the black box during synthesis and ispLEVER can generate the netlist on the fly.

To include the component in the source code:

- 1. Create a design and open the source code in the Lattice Text Editor. The PMI flow is supported only through the Lattice Text Editor at present. With any other text editor, users can include the component using the Lattice Text Editor and then go back to the editor of their choice.
- 2. Click the cursor at the place where the PMI component needs to be inserted.
- 3. Click on the Templates Menu, and Select Insert. Alternatively, users can press F9 as the shortcut to this command.
- 4. This opens the **Insert Template** window. The left pane of this window is the **Template Files**, which allows users to choose the template for the device they are using. Also, users can select the Verilog-HDL or VHDL as per their requirement. The right pane of the window, which shows the **Template Names**, allows users to select the module component they are about to use.
- 5. Select the appropriate template in the Template Name pane and click **Insert**.
- 6. Click Close to close the Insert Template window.
  - 7. The ports of the inserted template then need to be mapped appropriately in the user design. Once done, users can synthesize and place and route the design.


# **Memory Modules**

# Single Port RAM (RAM\_DQ) – EBR Based

The EBR blocks in the LatticeECP/EC devices can be configured as Single Port RAM or RAM\_DQ. The Module Manager allows users to generate the Verilog-HDL or VHDL along an EDIF netlist for the memory size as per the design requirements.

The Module Manager generates the memory module as shown in Figure 8-5.

### Figure 8-5. Single Port Memory Module generated by Module Manager




# Lattice Semiconductor

Since the device has a number of EBR blocks, the generated module makes use of these EBR blocks or primitives and cascades them to create the memory sizes specified by the user in the Module Manager GUI. For memory sizes smaller than an EBR block, the module will be created in one EBR block. In cases where the specified memory is larger than one EBR block, multiple EBR block can be cascaded, in depth or width (as required to create these sizes).

The memory primitive for RAM\_DQ for LatticeECP/EC devices is shown in Figure 8-6.

Figure 8-6. Single Port RAM Primitive or RAM\_DQ for LatticeECP/EC Devices



In Single Port RAM mode the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered.

The various ports and their definitions for the Single Port Memory are included in Table 8-1. The table lists the corresponding ports for the module generated by Module Manager and for the EBR RAM\_DQ primitive.

Table 8-1. EBR-based Single Port Memory Port Definitions

| Port Name in<br>Generated Module | Port Name in the<br>EBR Block Primitive | Description  | Active State      |
|----------------------------------|-----------------------------------------|--------------|-------------------|
| Clock                            | CLK                                     | Clock        | Rising Clock Edge |
| ClockEn                          | CE                                      | Clock Enable | Active High       |
| Address                          | AD[x:0]                                 | Address Bus  | —                 |
| Data                             | DI[y:0]                                 | Data In      | —                 |
| Q                                | DO[y:0]                                 | Data Out     | —                 |
| WE                               | WE                                      | Write Enable | Active High       |
| Reset                            | RST                                     | Reset        | Active High       |
| _                                | CS[2:0]                                 | Chip Select  | —                 |

Reset (or RST) only resets the input and output registers of the RAM. It does not reset the contents of the memory.

CS, or Chip Select, a port available in the EBR primitive, is useful when memory requires multiple EBR blocks to be cascaded. The CS signal forms the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus, so it can easily cascade eight memories. If the memory size specified by the user requires more than eight EBR blocks, the software automatically generates the additional address decoding logic which is implemented in the PFU (external to the EBR blocks).

Each EBR block consists of 9,216 bits of RAM. The values for x (for Address) and y (Data) for each EBR block for the devices are included in Table 8-2.

| Single Port<br>Memory Size | Input Data | Output Data | Address [MSB:LSB] |
|----------------------------|------------|-------------|-------------------|
| 8K x 1                     | DI         | DO          | AD[12:0]          |
| 4K x 2                     | DI[1:0]    | DO[1:0]     | AD[11:0]          |
| 2K x 4                     | DI[3:0]    | DO[3:0]     | AD[10:0]          |
| 1K x 9                     | DI[8:0]    | DO[8:0]     | AD[9:0]           |
| 512 x 18                   | DI[17:0]   | DO[17:0]    | AD[8:0]           |
| 256 x 36                   | DI[35:0]   | DO[35:0]    | AD[7:0]           |

Table 8-2. Single Port Memory Sizes for 9K Memories for LatticeECP/ EC Devices

Table 8-3 shows the various attributes available for the Single Port Memory (RAM\_DQ). Some of these attributes are user selectable through the Module Manager GUI. For detailed attribute definitions, refer to Appendix A.

| Table 8-3. Single Port RAM Attri | butes for LatticeECP/ EC Devices |
|----------------------------------|----------------------------------|
|                                  |                                  |


| Attribute  | Description                | Values                                    | Default Value | User Selectable<br>Through Module<br>Manager |
|------------|----------------------------|-------------------------------------------|---------------|----------------------------------------------|
| DATA_WIDTH | Data Word Width            | 1, 2, 4, 9, 18, 36                        | 1             | YES                                          |
| REGMODE    | Register Mode (Pipelining) | NOREG, OUTREG                             | NOREG         | YES                                          |
| RESETMODE  | Selects the Reset type     | ASYNC, SYNC                               | ASYNC         | YES                                          |
| CSDECODE   | Chip Select Decode         | 000, 001, 010, 011, 100, 101, 110,<br>111 | 000           | NO                                           |
| WRITEMODE  | Read / Write Mode          | NORMAL, WRITETHROUGH,<br>READBEFOREWRITE  | NORMAL        | YES                                          |
| GSR        | Global Set Reset           | ENABLE, DISABLE                           | ENABLED       | YES                                          |

## True Dual Port RAM (RAM\_DP\_TRUE) – EBR Based

The EBR blocks in the LatticeECP/EC devices can be configured as True-Dual Port RAM or RAM\_DP\_TRUE. Module Manager allows users to generate the Verilog-HDL, VHDL or EDIF netlists for the memory size as per design requirements.

The Module Manager generates the memory module as shown in Figure 8-7.

### Figure 8-7. True Dual Port Memory Module Generated by Module Manager




## Lattice Semiconductor

The generated module makes use of the RAM\_DP\_TRUE primitive. For memory sizes smaller than one EBR block, the module will be created in one EBR block. In cases where the specified memory is larger than one EBR block, multiple EBR blocks can be cascaded, in depth or width (as required to create these sizes).

The basic memory primitive for the LatticeECP/EC devices, RAM\_DP\_TRUE, is shown in Figure 8-8.

Figure 8-8. True Dual Port RAM Primitive or RAM\_DP\_TRUE for LatticeECP/EC Devices



In True Dual Port RAM mode, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

The various ports and their definitions for the True Dual Memory are included in Table 8-4. The table lists the corresponding ports for the module generated by Module Manager and for the EBR RAM\_DP\_TRUE primitive.

Table 8-4. EBR-based True Dual Port Memory Port Definitions

| Port Name in<br>Generated Module | Port Name in the EBR<br>Block Primitive | Description                          | Active State      |
|----------------------------------|-----------------------------------------|--------------------------------------|-------------------|
| ClockA, ClockB                   | CLKA, CLKB                              | Clock for PortA and PortB            | Rising Clock Edge |
| ClockEnA, ClockEnB               | CEA, CEB                                | Clock Enables for Port CLKA and CLKB | Active High       |
| AddressA, AddressB               | ADA[x:0], ADB[x:0]                      | Address Bus Port A and Port B        | —                 |
| DataA, DataB                     | DIA[y:0], DIB[y:0]                      | Input Data Port A and Port B         | —                 |
| QA, QB                           | DOA[y:0], DOB[y:0]                      | Output Data Port A and Port B        | —                 |
| WEA, WEB                         | WEA, WEB                                | Write Enable Port A and Port B       | Active High       |
| ResetA, ResetB                   | RSTA, RSTB                              | Reset for Port A and Port B          | Active High       |
| _                                | CSA[2:0], CSB[2:0]                      | Chip Selects for Each Port           | —                 |

Reset (or RST) only resets the input and output registers of the RAM. It does not reset the contents of the memory.

CS, or Chip Select, a port available in the EBR primitive, is useful when memory requires multiple EBR blocks to be cascaded. The CS signal would form the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus, so it can easily cascade eight memories. However, if the memory size specified by the user requires more than eight EBR blocks, the software automatically generates the additional address decoding logic, which is implemented in the PFU external to the EBR blocks.

Each EBR block consists of 9,216 bits of RAM. The values for x (for Address) and y (Data) for each EBR block for the devices are included in Table 8-5.

| Dual Port<br>Memory Size | Input Data<br>Port A | Input Data<br>Port B | Output Data<br>Port A | Output Data<br>Port B | Address Port A<br>[MSB:LSB] | Address Port B<br>[MSB:LSB] |
|--------------------------|----------------------|----------------------|-----------------------|-----------------------|-----------------------------|-----------------------------|
| 8K x 1                   | DIA                  | DIB                  | DOA                   | DOB                   | ADA[12:0]                   | ADB[12:0]                   |
| 4K x 2                   | DIA[1:0]             | DIB[1:0]             | DOA[1:0]              | DOB[1:0]              | ADA[11:0]                   | ADB[11:0]                   |
| 2K x 4                   | DIA[3:0]             | DIB[3:0]             | DOA[3:0]              | DOB[3:0]              | ADA[10:0]                   | ADB[10:0]                   |
| 1K x 9                   | DIA[8:0]             | DIB[8:0]             | DOA[8:0]              | DOB[8:0]              | ADA[9:0]                    | ADB[9:0]                    |
| 512 x 18                 | DIA[17:0]            | DIB[17:0]            | DOA[17:0]             | DOB[17:0]             | ADA[8:0]                    | ADB[8:0]                    |

 Table 8-5. True Dual Port Memory Sizes for 9K Memory for LatticeECP/EC Devices

Table 8-6 shows the various attributes available for True Dual Port Memory (RAM\_DP\_TRUE). Some of these attributes are user selectable through the Module Manager GUI. For detailed attribute definitions, refer to Appendix A.

Table 8-6. True Dual Port RAM Attributes for LatticeECP/EC


| Attribute    | Description                           | Values                                    | Default<br>Value | User Selectable<br>Through Module<br>Manager |
|--------------|---------------------------------------|-------------------------------------------|------------------|----------------------------------------------|
| DATA_WIDTH_A | Data Word Width Port A                | 1, 2, 4, 9, 18                            | 1                | YES                                          |
| DATA_WIDTH_B | Data Word Width Port B                | 1, 2, 4, 9, 18                            | 1                | YES                                          |
| REGMODE_A    | Register Mode (Pipelining) for Port A | NOREG, OUTREG                             | NOREG            | YES                                          |
| REGMODE_B    | Register Mode (Pipelining) for Port B | NOREG, OUTREG                             | NOREG            | YES                                          |
| RESETMODE    | Selects the Reset type                | ASYNC, SYNC                               | ASYNC            | YES                                          |
| CSDECODE_A   | Chip Select Decode for Port A         | 000, 001, 010, 011, 100, 101,<br>110, 111 | 000              | NO                                           |
| CSDECODE_B   | Chip Select Decode for Port B         | 000, 001, 010, 011, 100, 101,<br>110, 111 | 000              | NO                                           |
| WRITEMODE_A  | Read / Write Mode for Port A          | NORMAL, WRITETHROUGH,<br>READBEFOREWRITE  | NORMAL           | YES                                          |
| WRITEMODE_B  | Read / Write Mode for Port B          | NORMAL, WRITETHROUGH,<br>READBEFOREWRITE  | NORMAL           | YES                                          |
| GSR          | Global Set Reset                      | ENABLE, DISABLE                           | ENABLED          | YES                                          |

# Pseudo Dual Port RAM (RAM\_DP) – EBR-Based

The EBR blocks in the LatticeECP/EC devices can be configured as Pseudo-Dual Port RAM or RAM\_DP. The Module Manager allows users to generate the Verilog-HDL or VHDL along with an EDIF netlist for the memory size as per design requirements.

The Module Manager generates the memory module, as shown in Figure 8-9.






The generated module makes use of these EBR blocks or primitives. For memory sizes smaller than an EBR block, the module will be created in one EBR block. If the specified memory is larger than one EBR block, multiple EBR block can be cascaded, in depth or width (as required to create these sizes).

The basic Pseudo Dual Port memory primitive for the LatticeECP/EC devices is shown in Figure 8-10.

Figure 8-10. Pseudo Dual Port RAM primitive or RAM\_DP for LatticeECP/EC Devices



In the Pseudo Dual Port RAM mode, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

The various ports and their definitions for the Single Port Memory are included in Table 8-7. The table lists the corresponding ports for the module generated by the Module Manager and for the EBR RAM\_DP primitive.

| Port Name in<br>Generated Module | Port Name in the EBR<br>Block Primitive | Description        | Active State      |
|----------------------------------|-----------------------------------------|--------------------|-------------------|
| RdAddress                        | ADR[x:0]                                | Read Address       | —                 |
| WrAddress                        | ADW[x:0]                                | Write Address      | —                 |
| RdClock                          | CLKR                                    | Read Clock         | Rising Clock Edge |
| WrClock                          | CLKW                                    | Write Clock        | Rising Clock Edge |
| RdClockEn                        | CER                                     | Read Clock Enable  | Active High       |
| WrClockEn                        | CEW                                     | Write Clock Enable | Active High       |
| Q                                | DO[y:0]                                 | Read Data          | —                 |
| Data                             | DI[y:0]                                 | Write Data         | —                 |
| WE                               | WE                                      | Write Enable       | Active High       |
| Reset                            | RST                                     | Reset              | Active High       |
| _                                | CS[2:0]                                 | Chip Select        | —                 |

| Table 8-7. EBR based Pseudo-Dual Port Memory Port Definition | ons |
|--------------------------------------------------------------|-----|
|--------------------------------------------------------------|-----|

Reset (or RST) only resets the input and output registers of the RAM. It does not reset the contents of the memory.

CS, or Chip Select, a port available in the EBR primitive, is useful when memory requires multiple EBR blocks to be cascaded. The CS signal forms the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus, so it can cascade eight memories easily. However, if the memory size specified by the user requires more than eight EBR blocks, the software automatically generates the additional address decoding logic, which is implemented in the PFU (external to the EBR blocks).

Each EBR block consists of 9,216 bits of RAM. The values for x (for Address) and y (Data) for each EBR block for the devices are included in Table 8-8.

| Pseudo-Dual<br>Port Memory<br>Size | Input Data<br>Port A | Input Data<br>Port B | Output Data<br>Port A | Output Data<br>Port B | Read Address<br>Port A<br>[MSB:LSB] | Write Address<br>Port B<br>[MSB:LSB] |
|------------------------------------|----------------------|----------------------|-----------------------|-----------------------|-------------------------------------|--------------------------------------|
| 8K x 1                             | DIA                  | DIB                  | DOA                   | DOB                   | RAD[12:0]                           | WAD[12:0]                            |
| 4K x 2                             | DIA[1:0]             | DIB[1:0]             | DOA[1:0]              | DOB[1:0]              | RAD[11:0]                           | WAD[11:0]                            |
| 2K x 4                             | DIA[3:0]             | DIB[3:0]             | DOA[3:0]              | DOB[3:0]              | RAD[10:0]                           | WAD[10:0]                            |
| 1K x 9                             | DIA[8:0]             | DIB[8:0]             | DOA[8:0]              | DOB[8:0]              | RAD[9:0]                            | WAD[9:0]                             |
| 512 x 18                           | DIA[17:0]            | DIB[17:0]            | DOA[17:0]             | DOB[17:0]             | RAD[9:0]                            | WAD[9:0]                             |

Table 8-9 shows the various attributes available for the Pseudo Dual Port Memory (RAM\_DP). Some of these attributes are user selectable through the Module Manager GUI. For detailed attribute definitions, refer to Appendix A.

## Table 8-9. Pseudo-Dual Port RAM Attributes for LatticeECP/EC Devices


| Attribute    | Description                  | Values                                 | Default<br>Value | User Selectable<br>Through Module<br>Manager |
|--------------|------------------------------|----------------------------------------|------------------|----------------------------------------------|
| DATA_WIDTH_W | Write Data Word Width        | 1, 2, 4, 9, 18, 36                     | 1                | YES                                          |
| DATA_WIDTH_R | Read Data Word Width         | 1, 2, 4, 9, 18, 36                     | 1                | YES                                          |
| REGMODE      | Register Mode (Pipelining)   | NOREG, OUTREG                          | NOREG            | YES                                          |
| RESETMODE    | Selects the Reset type       | ASYNC, SYNC                            | ASYNC            | YES                                          |
| CSDECODE_W   | Chip Select Decode for Write | 000, 001, 010, 011, 100, 101, 110, 111 | 000              | NO                                           |
| CSDECODE_R   | Chip Select Decode for Read  | 000, 001, 010, 011, 100, 101, 110, 111 | 000              | NO                                           |
| GSR          | Global Set Reset             | ENABLE, DISABLE                        | ENABLED          | YES                                          |

## Read Only Memory (ROM) – EBR Based

The EBR blocks in the LatticeECP/EC devices can be configured as Read Only Memory or ROM. The Module Manager allows users to generate the Verilog-HDL or VHDL along with an EDIF netlist for the memory size as per design requirements. Users are required to provide the ROM memory content in the form of an initialization file.

The Module Manager generates the memory module as shown in Figure 8-11.


### Figure 8-11. ROM - Read Only Memory Module Generated by Module Manager



The generated module makes use of these EBR blocks or primitives. For memory sizes smaller than an EBR block, the module will be created in one EBR block. If the specified memory is larger than one EBR block, multiple EBR blocks can be cascaded, in depth or width (as required to create these sizes).

The basic ROM primitive for the LatticeECP/EC devices is as shown in Figure 8-12.

## Figure 8-12. ROM Primitive for LatticeECP/EC Devices



In the ROM mode the address for the port is registered at the input of the memory array. The output data of the memory is optionally registered at the output.

The various ports and their definitions for the ROM are included in Table 8-10. The table lists the corresponding ports for the module generated by Module Manager and for the ROM primitive.

| Table 8-10. EBR-based ROM Port Definitions |  |
|--------------------------------------------|--|
|--------------------------------------------|--|

| Port Name in generated<br>Module | Port Name in the EBR block primitive | Description  | Active State      |
|----------------------------------|--------------------------------------|--------------|-------------------|
| Address                          | AD[x:0]                              | Read Address | —                 |
| OutClock                         | CLK                                  | Clock        | Rising Clock Edge |
| OutClockEn                       | CE                                   | Clock Enable | Active High       |
| Reset                            | RST                                  | Reset        | Active High       |
| —                                | CS[2:0]                              | Chip Select  | —                 |

Reset (or RST) only resets the input and output registers of the RAM. It does not reset the contents of the memory.

CS, or Chip Select, a port available in the EBR primitive, is useful when memory requires multiple EBR blocks to be cascaded. The CS signal forms the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus, so it can cascade eight memories easily. However, if the memory size specified by the user requires more than eight EBR blocks, the software automatically generates the additional address decoding logic, which is implemented in the PFU (external to the EBR blocks).

While generating the ROM using the Module Manager, the user is required to provide an initialization file to pre-initialize the contents of the ROM. These file are the \*.mem files and they can be of Binary, Hex or the Addressed Hex formats. The initialization files are discussed in detail in the Initializing Memory section of this technical note.

# First In First Out (FIFO, FIFO\_DC) – EBR Based

The EBR blocks in the LatticeECP/EC devices can be configured as First In First Out Memories – FIFO and FIFO\_DC. FIFO has a common clock for both read and write ports and FIFO\_DC (or Dual Clock FIFO) has separate clocks for these ports. Module Manager allows users to generate the Verilog-HDL or VHDL along with an EDIF netlist for the memory size as per design requirement.

The Module Manager generates the FIFO and FIFO\_DC memory module as shown in Figures 8-13 and 8-14.

## Figure 8-13. FIFO Module Generated by Module Manager





Figure 8-14. FIFO\_DC Module Generated by Module Manager



LatticeECP/EC devices do not have a built in FIFO. These devices have an emulated FIFO and FIFO\_DC. These are emulated by creating a wrapper around the existing RAMs (like RAM\_DP). This wrapper also includes address pointer generation and FIFO flag generation logic which will be implemented external to the EBR block. Therefore, in addition to the regular EBR usage, there is extra logic for the address pointer generation and FIFO flag generation.

A clock is always required as only synchronous write is supported. The various ports and their definitions for the FIFO and FIFO\_DC are included in Table 11.

| Port Name in Generated<br>Module | Description                |                   |
|----------------------------------|----------------------------|-------------------|
| CLK                              | Clock (FIFO)               | Rising Clock Edge |
| CLKR                             | Read Port Clock (FIFO_DC)  | Rising Clock Edge |
| CLKW                             | Write Port Clock (FIFO_DC) | Rising Clock Edge |
| WE                               | Write Enable               | Active High       |
| RE                               | Read Enable                | Active High       |
| RST                              | Reset                      | Active High       |
| DI                               | Data Input                 | —                 |
| DO                               | Data Output                | —                 |
| FF                               | Full Flag                  | Active High       |
| AF                               | Almost Full Flag           | Active High       |
| EF                               | Empty Flag                 | Active High       |
| AE                               | Almost Empty               | Active High       |

### Table 8-11. EBR-based FIFO and FIFO\_DC Memory Port Definitions

Reset (or RST) only resets the input and output registers of the RAM. It does not reset the contents of the memory.

The various supported sizes for the FIFO and FIFO\_DC for EC and ECP are shown in Table 8-12.

 Table 8-12. FIFO and FIFO\_DC Data Widths Sizes for LatticeECP/EC Devices

| FIFO Size | Input Data | Output Data |
|-----------|------------|-------------|
| 8K x 1    | DI         | DO          |
| 4K x 2    | DI[1:0]    | DO[1:0]     |
| 2K x 4    | DI[3:0]    | DO[3:0]     |
| 1K x 9    | DI[8:0]    | DO[8:0]     |
| 512 x 18  | DI[17:0]   | DO[17:0]    |
| 256 x 36  | DI[35:0]   | DO[35:0]    |

### Programmable Flag Values

The FIFO flags are programmable. The programmable ranges for the four FIFO flags are specified in Table 8-13.

### Table 8-13. FIFO Flag Settings

| FIFO Attribute Name | Description          | Programming Range | Program Bits |
|---------------------|----------------------|-------------------|--------------|
| FF                  | Full flag setting    | 2N - 1            | 14           |
| AFF                 | Almost full setting  | 1 to (FF-1)       | 14           |
| AEF                 | Almost empty setting | 1 to (FF-1)       | 14           |
| EF                  | Empty setting        | 0                 | 5            |

The only restriction on the flag setting is that the values must be in a specific order (Empty=0, Almost Empty next, followed by Almost Full and Full, respectively). The value of Empty is not equal to the value of Almost Empty (or Full is equal to Almost Full). In this case, a warning is generated and the value of Empty (or Full) is used in place of Almost Empty (or Almost Full). When coming out of reset, the Active High Flags empty and Almost Empty are set to high, since they are true.

The user should specify the offset value of the address at which the Almost Full Flag will go true. For example, if the Almost Full Flag is required to go true at the address location 500 for a FIFO of depth 512, the user should specify the value 12 in the Module/IP Manager.

## Lattice Semiconductor

## **FIFO Reset**

A FIFO reset will clear the contents of the FIFO by resetting the read and write pointers as well as put the FIFO flags in the initial reset state.

### **Read Pointer Reset**

The purpose of the read pointer reset is to indicate retransmit, and is most commonly used in "packetized" communications. In this application, the user must keep careful track of when a packet is written into or read from the FIFO.

#### **Register Mode**


There are two modes for registering and pipelining the read and write cycles of the memory. In the minimum mode, a single set of input registers allows synchronous write cycles into the memory array with the other register banks bypassed. The additional mode includes using the output registers.

## Distributed Single Port RAM (Distributed\_SPRAM) – PFU Based

PFU-based Distributed Single Port RAM is created using the 4-input LUT (Look-Up Table) available in the PFU. These LUTs can be cascaded to create larger distributed memory sizes.


Figure 8-15 shows the Distributed Single Port RAM module as generated by the Module Manager.

### Figure 8-15. Distributed Single Port RAM Module Generated by Module Manager



The generated module makes use of the 4-input LUT available in the PFU. Additional logic like Clock and Reset is generated by utilizing the resources available in the PFU. The basic Distributed Single Port RAM primitive for the LatticeECP/EC devices is shown in Figure 8-16.

## Figure 8-16. Distributed Single Port RAM (Sync\_Single-Port\_RAM) for LatticeECP/EC Devices



Ports such as Read Clock (RdClock) and Read Clock Enable (RdClockEn) are not available in the hardware primitive. These are generated by the Module Manager when the user wants to enable the output registers in the Module Manager configuration.

The various ports and their definitions for the memory are included in Table 8-14. The table lists the corresponding ports for the module generated by Module Manager and for the primitive.


| Table 8-14. PFU based Distributed Single port RAM Port Definitions |
|--------------------------------------------------------------------|
|--------------------------------------------------------------------|

| Port Name in<br>Generated Module | Port Name in the EBR<br>Block Primitive | Description  | Active State      |
|----------------------------------|-----------------------------------------|--------------|-------------------|
| Clock                            | CK                                      | Clock        | Rising Clock Edge |
| ClockEn                          | -                                       | Clock Enable | Active High       |
| Reset                            | -                                       | Reset        | Active High       |
| WE                               | WRE                                     | Write Enable | Active High       |
| Address                          | AD[3:0]                                 | Address      | —                 |
| Data                             | DI[1:0]                                 | Data In      | —                 |
| Q                                | DO[1:0]                                 | Data Out     | —                 |

# Distributed Dual Port RAM (Distributed\_DPRAM) – PFU Based

PFU-based Distributed Dual Port RAM is also created using the four input LUT (Look-Up Table) available in the PFU. These LUTs can be cascaded to create larger distributed memory sizes.


Figure 8-17 shows the Distributed Single Port RAM module as generated by the Module Manager.



#### Figure 8-17. Distributed Dual Port RAM Module Generated by the Module Manager

The generated module makes use of a 4-input LUT available in the PFU. Additional logic like Clock and Reset is generated by utilizing the resources available in the PFU. The basic Distributed Dual Port RAM primitive for the LatticeECP/EC devices is shown in Figure 8-18.

Figure 8-18. PFU-based Distributed Dual Port RAM for Lattice-EC/ECP Devices



Ports such as Read Clock (RdClock) and Read Clock Enable (RdClockEn) are not available in the hardware primitive. These are generated by the Module Manager when the user wants the to enable the output registers in the Module Manager configuration.

The various ports and their definitions for the memory are included in Table 8-15. The table lists the corresponding ports for the module generated by Module Manager and for the primitive.

| Port Name in<br>Generated Module | Port Name in the EBR<br>Block Primitive | Description | Active State      | WrAddress   |
|----------------------------------|-----------------------------------------|-------------|-------------------|-------------|
| WAD[23:0]                        | Write Address                           | —           | RdAddress         | RAD[3:0]    |
| Read Address                     | —                                       | RdClock     | —                 | Read Clock  |
| Rising Clock Edge                | RdClockEn                               | —           | Read Clock Enable | Active High |
| WrClock                          | WCK                                     | Write Clock | Rising Clock Edge | WrClockEn   |
| —                                | Write Clock Enable                      | Active High | WE                | WRE         |
| Write Enable                     | Active High                             | Data        | DI[1:0]           | Data Input  |
|                                  | Q                                       | RDO[1:0]    | Data Out          | —           |


 Table 8-15. PFU-based Distributed Dual-Port RAM Port Definitions

# Distributed ROM (Distributed\_ROM) - PFU Based

PFU-based Distributed ROM is also created using the 4-input LUT (Look-Up Table) available in the PFU. These LUTs can be cascaded to create larger distributed memory sizes.


Figure 8-19 shows the Distributed Single Port RAM module as generated by the Module Manager.

Figure 8-19. Distributed ROM Generated by Module Manager



The generated module makes use of the 4-input LUT available in the PFU. Additional logic like Clock and Reset is generated by utilizing the resources available in the PFU. The basic Distributed Dual Port RAM primitive for the LatticeECP/EC devices is shown in Figure 8-20.

Figure 8-20. PFU-based Distributed ROM (Sync\_ROM) for LatticeECP/EC Devices



Ports such as Out Clock (OutClock) and Out Clock Enable (OutClockEn) are not available in the hardware primitive. These are generated by the Module Manager when the user wants the to enable the output registers in the Module Manager configuration.

The various ports and their definitions for the memory are included in Table 8-16. The table lists the corresponding ports for the module generated by Module Manager and for the primitive.

| Port Name in Generated<br>Module | ated Port Name in the EBR<br>Block Primitive Description |                  | Active State      |
|----------------------------------|----------------------------------------------------------|------------------|-------------------|
| Address                          | AD[3:0]                                                  | Address          | —                 |
| OutClock                         | —                                                        | Out Clock        | Rising Clock Edge |
| OutClockEn                       | —                                                        | Out Clock Enable | Active High       |
| Reset                            | —                                                        | Reset            | Active High       |
| Q                                | DO                                                       | Data Out         | _                 |

Table 8-16. PFU-based Distributed ROM Port Definitions

# **Initializing Memory**

In each of the memory modes it is possible to specify the power-on state of each bit in the memory array. This allows the memory to be used as ROM, if desired. Each bit in the memory array can have one of two values: 0 or 1.

## **Initialization File Format**

The initialization file is an ASCII file, which a user can create or edit using any ASCII editor. The Module Manager supports three types of memory file formats:

- 1. Binary file
- 2. Hex File
  - 3. Addressed Hex

The file name for the memory initialization file is \*.mem (*<file\_name>.mem*). Each row depicts the value to be stored in a particular memory location. The number of characters (or the number of columns) represents the number of bits for each address (or the width of the memory module).

The Initialization File is primarily used for configuring the ROMs. RAMs can optionally use this Initialization File also to preload the memory contents.

### **Binary File**

The file is essentially a text file of 0's and 1's. The rows indicate the number of words and columns indicate the width of the memory.

## Lattice Semiconductor

### Hex File

The Hex file is essentially a text file of Hex characters arranged in a similar row-column arrangement. The number of rows in the file is same as the number of address locations, with each row indicating the content of the memory location.

Memory Size 8x16 A001 0B03 1004 CE06 0007 040A 0017 02A4

## Addressed Hex (ORCA)

Addressed Hex consists of lines of address and data. Each line starts with an address, followed by a colon, and any number of data. The format of memfile is address: data data data data ... where address and data are hexa-decimal numbers.

-A0 : 03 F3 3E 4F -B2 : 3B 9F

The first line puts 03 at address A0, F3 at address A1, 3E at address A2,and 4F at address A3. The second line puts 3B at address B2 and 9F at address B3.

There is no limitation on the values of address and data. The value range is automatically checked based on the values of addr\_width and data\_width. If there is an error in an address or data value, an error message is printed. Users need not specify data at all address locations. If data is not specified at a certain address, the data at that location is initialized to 0. The Module Manager makes memory initialization possible both through the synthesis and simulation flows.

# **Technical Support Assistance**

Hotline: 1-800-LATTICE (North America) +1-408-826-6002 (Outside North America) e-mail: techsupport@latticesemi.com Internet: www.latticesemi.com

8-21

# Appendix A. Attribute Definitions

# DATA\_WIDTH

Data width is associated with the RAM and FIFO elements. The DATA\_WIDTH attribute will define the number of bits in each word. It takes the values as defined in the RAM size tables in each memory module.

# REGMODE

REGMODE or the Register mode attribute is used to enable pipelining in the memory. This attribute is associated with the RAM and FIFO elements. The REGMODE attribute takes the NOREG or OUTREG mode parameter that disables and enables the output pipeline registers.

## RESETMODE

The RESETMODE attribute allows users to select the mode of reset in the memory. This attribute is associated with the block RAM elements. RESETMODE takes two parameters: SYNC and ASYNC. SYNC means that the memory reset is synchronized with the clock. ASYNC means that the memory reset is asynchronous to clock.

## CSDECODE

CSDECODE or the Chip select decode attributes are associated to block RAM elements. CS, or Chip Select, is the port available in the EBR primitive that is useful when memory requires multiple EBR blocks cascaded. The CS signal would form the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus, so it can cascade 8 memories easily. CSDECODE takes the following parameters: "000", "001", "010", "011", "100", "101", "110", and "111". CSDECODE values determine the decoding value of CS[2:0]. CSDECODE\_W is chip select decode for write and CSDECODE\_R is chip select decode for read for Pseudo Dual Port RAM. CSDECODE\_A and CSDECODE\_B are used for true dual port RAM elements and refer to the A and B ports.

## WRITEMODE

The WRITEMODE attribute is associated with the block RAM elements. It takes the NORMAL, WRITETHROUGH, and READBEFOREWRITE mode parameters.

In NORMAL mode, the output data does not change or get updated, during the write operation.

In WRITETHROUGH mode, the output data is updated with the input data during the write cycle.

In READBEFOREWRITE mode, the output data port is updated with the existing data stored in the write address, during a write cycle.

WRITEMODE\_A and WRITEMODE\_B are used for dual port RAM elements and refer to the A and B ports in case of a True Dual Port RAM.

## GSR

GSR or Global Set/ Reset attribute is used to enable or disable the global set/reset for RAM element.



# LatticeECP/EC DDR Usage Guide

June 2004

Technical Note TN1050

# Introduction

LatticeECP<sup>TM</sup> and LatticeEC<sup>TM</sup> devices support various Double Data Rate (DDR) and Single Data Rate (SDR) interfaces using the logic built into the Programmable I/O (PIO). SDR applications capture data on one edge of a clock while the DDR interfaces capture data on both the rising and falling edges of the clock, thus doubling the performance. This document will address, in detail, how to utilize the capabilities of the LatticeECP/EC devices to implement both generic DDR and DDR memory interfaces.

# **Generic DDR Implementation**

The LatticeECP/EC device families support the DDR memory interface with on-chip dedicated circuitry. In addition to the DDR memory interface, the user can use the I/O Logic Registers to implement the normal DDR data write operation. The generic DDR data write operations can be implemented using the I/O Logic Registers similar to the memory interface implementation. The ODDRXB primitives can be used as shown in Figure 9-12.

The generic DDR data read operation can be implemented using the FPGA core registers. The dedicated DQS circuitry and the input capture registers in IOLOGIC are dedicated to do a DDR memory interface. The following sections discuss the DDR Memory Interface in detail.

# **DDR SDRAM Interfaces Overview**


DDR SDRAM interfaces rely on the use of a data strobe signal, called DQS, for high-speed operation. When reading data from the external memory device, data coming into the device is edge aligned with respect to the DQS signal. This DQS strobe signal needs to be phase shifted 90 degrees before FPGA logic can sample the read data. When writing to a DDR SDRAM the memory controller (FPGA) must shift the DQS by 90 degrees to center align with the data signals (DQ). DQ and DQS are bi-directional ports. The same two signals are used for both write and read operations. A clock signal is also provided to the memory. This clock is provided as a differential clock (CLKP and CLKN) to minimize duty cycle variations. The memory also uses these clock signals to generate the DQS signal during a read via a DLL inside the memory. The skew between CLKP or CLKN and the SDRAM-generated DQS signal is specified in the DDR SDRAM data sheet. Figures 9-1 and 9-2 show DQ and DQS relationships for read and write cycles.

During read, the DQS signal is LOW for some duration after it comes out of tristate. This state is called Preamble. The state when the DQS is LOW before it goes into Tristate is the Postamble state. This is the state after the last valid data transition.


DDR SDRAM also require a Data Mask (DM) signals to mask data bits during write cycles. SDRAM interfaces typically are implemented with x8, x16 and x32 bits for each DQS signal. Note that the ratio of DQS to data bits is independent of the overall width of the memory. An 8-bit interface will have one strobe signal.

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.


## Figure 9-1. Typical DDR Interface



## Figure 9-2. DQ-DQS During READ



### Figure 9-3. DQ-DQS During WRITE



# Implementing DDR Memory Interfaces with the LatticeECP/EC Devices

This section describes how to implement the read and write sections of a DDR memory interface. It also provides details of the DQ and DQS grouping rules associated with the LatticeECP/EC devices.

## **DQ-DQS Grouping**

When interfacing to the DDR SDRAM memory, the designer needs to use the dedicated DQ-DQS groups available on the device. For the LatticeECP/EC devices, there is one dedicated DQS pin for every 16 I/Os. Any eight of these I/O can be used to assign the DQ data pins. The ninth I/O of this group of 16 I/Os is the dedicated DQS pin. When not interfacing with the memory these pins can be used as general purpose I/Os. Each of these dedicated DQS

pins are internally connected to the dedicated DQS phase shift circuitry. The LatticeECP/EC Family Data Sheet shows in detail the pin locations of this grouping.

## **DDR Software Primitives and Related Attributes**

This section describes the software primitives that can be used to implement DDR interfaces and provides details about how to instantiate them in the software. The primitives described include:

- DQSDLL The DQS delay calibration DLL
- DQSBUF The DQS delay function and the clock polarity selection logic
- INDDRXB The DDR input and DQS to system clock transfer registers
- ODDRXB The DDR output registers

### DQSDLL

This primitive will implement the on-chip DQSDLL. Only one DQSDLL should be instantiated for all the DDR implementations on one half of the device. The clock input to this DLL should be at the same frequency as the DDR interface. The DLL will generate the delay based on this clock frequency and the update control input to this block. The DLL will update the dynamic delay control to the DQS delay block when this update control (UDDCNTL) input is asserted. Figure 9-4 shows the primitive symbol.

#### Figure 9-4. DQSDLL Symbol




Table 9-1 provides a description of the ports.

### Table 9-1. DQSDLL Ports

| Port Name | I/O | Definition                                                                         |  |
|-----------|-----|------------------------------------------------------------------------------------|--|
| CLK       | I   | System CLK should be at frequency of the DDR interface, from the FPGA core.        |  |
| RST       | I   | Resets the DQSDLL                                                                  |  |
| UDDCNTL   | I   | Provides update signal to the DLL that will update the dynamic delay.              |  |
| LOCK      | 0   | Indicates when the DLL is in phase                                                 |  |
| DQSDEL    | 0   | The 6-bit delay generated by the DLL, should be connected to the DQSBUF primitive. |  |

#### **DQSDLL Configuration Attributes**

By default, this DLL will generate a 90-degree phase shift for the DQS strobe, but the user can modify this delay by using the following delay adjustment settings. Each of these settings is available as a software attribute.

- DEL\_VAL This is a 6-bit, 64-step delay element that can be used to adjust the dynamic delay output.
- DEL\_ADJ This configuration bit can be set to either "PLUS" or "MINUS". This allows adjustment of the delay element controls coming from the DLL. If this bit is set to "PLUS" this means addition of delay. If it is set to "MINUS" this means delay subtraction.
- LOCK\_SENSITIVITY This DLL configuration bit can be programmed to be either "HIGH" or "LOW". The DLL Lock Detect circuit has two modes of operation controlled by the LOCK\_SENSITIVITY bit, which selects greater or less sensitivity to jitter. Above 150MHz, it is recommended that the LOCK\_SENSITIVITY bit be programmed "HIGH" (more sensitive). For 100MHz, it is recommended that the bit be programmed LOW (more tolerant). For 133MHz, the LOCK\_SENSITIVITY bit can go either way.

Table 9-2 lists the attributes available with the DQSDLL primitive.

Table 9-2. DQSDLL Attributes

| Attribute        | Values      | Default | Definition                                                          |
|------------------|-------------|---------|---------------------------------------------------------------------|
| DEL_VAL          | 063         | 0       | 64-step delay element                                               |
| DEL_ADJ          | PLUS, MINUS | PLUS    | Allows adjustment of the delay element controls coming from the DLL |
| LOCK_SENSITIVITY | HIGH, LOW   | LOW     | Determines high or low sensitivity to jitter                        |

Note:

1. By default the delay programmed into this DQSDLL is 90 degrees (DEL\_VAL=0). You only need to use this attribute when delay other than 90 degrees is desired.

#### VHDL Usage:

#### --Component declaration

component DQSDLL
port(
 CLK : in STD\_LOGIC;
 UDDCNTL : in STD\_LOGIC;
 DQSDEL : out STD\_LOGIC;
 RST : in STD\_LOGIC;
 LOCK : out STD\_LOGIC);
end component;

#### --Attribute declaration

| attribute | DEL_VAL          | : | string; |
|-----------|------------------|---|---------|
| attribute | DEL_ADJ          | : | string; |
| attribute | LOCK_SENSITIVITY | : | string; |

#### --Attribute Assignment

#### --Module instantiation

```
U9: DQSDLL
```

PORT MAP( CLK => CLK, UDDCNTL => UDDCNTL, RST => RESET, DQSDEL => dqsdel, LOCK => DLL\_LOCK);

#### Verilog Usage

#### // Attribute Assignment

```
defparam U9.DEL_VAL = "10",
    U9.DEL_ADJ = "PLUS",
    U9.LOCK_SENSITIVITY = "HIGH";
```

#### //Module instantiation

```
DQSDLL U9 (.CLK (CLK), .UDDCNTL(UDDCNTL), .RST(RESET), .DQSDEL(dqsdel), .LOCK(DLL_LOCK));
```

### DQSBUF

This primitive implements the DQS Delay and the DQS transition detector logic. Figure 9-5 shows the DQSBUFB function. The preamble detect signal is also generated within this primitive.

### Figure 9-5. DQSBUFB Function




Figure 9-6 shows the primitive symbol and its ports.

## Figure 9-6. DQSBUFB Symbol




Table 9-3 provides a description of the I/O ports associated with the DQSBUFB primitive.

#### Table 9-3. DQSBUFB Ports

| Port Name | I/O | Definition                                                     |  |
|-----------|-----|----------------------------------------------------------------|--|
| DQSI      | I   | DQS strobe signal from memory                                  |  |
| CLK       | I   | System CLK                                                     |  |
| READ      | I   | Read generated from the FPGA core                              |  |
| DQSDEL    | I   | DQS delay from the DQSDLL primitive                            |  |
| DQSO      | 0   | Delayed DQS Strobe signal, to the input capture register block |  |
| DQSC      | 0   | DQS Strobe signal before delay, going to the FPGA core logic   |  |
| DDRCLKPOL | 0   | DDR Clock Polarity signal                                      |  |
| PRMBDET   | 0   | Preamble detect signal, going to the FPGA core logic           |  |

#### Notes:

- 1. The DDR Clock Polarity output from this block should be connected to the DDCLKPOL inputs of the input register blocks (IDDRXB).
- If the delay in the DQSDLL is manually assigned then in order to see this dynamic delay in the DQSBUFB block, software requires that you to also assign the attributes DEL\_VAL and DEL\_ADJ with the DQSBUF primitive.

#### VHDL Usage:

#### --Component declaration

| component DQSBUFB |                 |  |  |
|-------------------|-----------------|--|--|
| port(             |                 |  |  |
| DQSI :            | in STD_LOGIC;   |  |  |
| CLK :             | in STD_LOGIC;   |  |  |
| READ :            | in STD_LOGIC;   |  |  |
| DQSDEL :          | in STD_LOGIC;   |  |  |
| DDRCLKPOL:        | in STD_LOGIC;   |  |  |
| DQSC :            | out STD_LOGIC;  |  |  |
| PRMBDET :         | out STD_LOGIC;  |  |  |
| DQSO :            | out STD_LOGIC); |  |  |
| end component;    |                 |  |  |

#### --Module instantiation

U8 : DQSBUFB PORT MAP( DQSI => DQS, CLK => CLK, READ => READIN, DQSDEL => dqsdel, DDRCLKPOL =>ddrclkpol\_sig, DQSC => DQSCIB, PRMBDET =>PRMBDET, DQSO =>dqsbuf);

#### Verilog Usage:

## Lattice Semiconductor

## IDDRXB

This primitive will implement the input register block. The software defaults to CE Enabled unless otherwise specified. The ECLK input is used to connect to the DQS strobe coming from the DQS delay block (DQSBUFB primitive). The SCLK input should be connected to the system (FPGA) clock. The SCLK and CE inputs to this primitive will be used primarily to synchronize the DDR inputs. DDRCLKPOL is an input from the DQS Clock Polarity tree. This signal is generated by the DQS Transition detect circuit in the hardware. Figure 9-7 shows the primitive symbol and the I/O ports.

### Figure 9-7. IDDRXB Symbol




Table 9-4 provides a description of all I/O ports associated with the IDDRXB primitive.

### Table 9-4. IDDRXB Ports

| Port Name | I/O | Definition                                              |  |
|-----------|-----|---------------------------------------------------------|--|
| D         | I   | DDR data                                                |  |
| ECLK      | I   | The phase shifted DQS should be connected to this input |  |
| LSR       | I   | Reset                                                   |  |
| SCLK      | I   | System CLK                                              |  |
| CE        | I   | Clock enable                                            |  |
| DDRCLKPOL | I   | DDR clock polarity signal                               |  |
| QA        | 0   | Data at Positive edge of the CLK                        |  |
| QB        | 0   | Data at the negative edge of the CLK                    |  |

Note:

1. The DDRCLKPOL input to IDDRXB should be connected to the DDRCLKPOL output of DQSBUFB.

### VHDL Usage:

#### --Component declaration

| component IDDRXE | 3               |
|------------------|-----------------|
| port(            |                 |
| D :              | in STD_LOGIC;   |
| ECLK :           | in STD_LOGIC;   |
| SCLK :           | in STD_LOGIC;   |
| CE :             | in STD_LOGIC;   |
| DDRCLKPOL:       | in STD_LOGIC;   |
| LSR :            | in STD_LOGIC;   |
| QA :             | out STD_LOGIC;  |
| QB :             | out STD_LOGIC); |
| end component;   |                 |

#### --Module instantiation

```
UL0 : IDDRXB PORT MAP( D => DQ(0),
ECLK => dqsbuf,
SCLK => CLK,
CE => vcc_net,
DDRCLKPOL=>ddrclkpol_sig,
LSR =>RESET,
QA =>INDDR_DA(0),
QB => INDDR_DB(0))
```

#### Verilog Usage:

### ODDRXB

The ODDRXB primitive implements both the write and the tristate functions. This primitive is used to output DDR data and the DQS strobe to the memory. The CKP and CKN can also be generated using this primitive. All the DDR output tristate implementations are also implemented using the same primitive.

Figure 9-8 shows the ODDRXB primitive symbol and its I/O ports.

### Figure 9-8. ODDRXB Symbol




Table 9-5 provides a description of all I/O ports associated with the ODDRXB primitive.

### Table 9-5. ODDRXB Ports

| Port Name | I/O | Definition                             |
|-----------|-----|----------------------------------------|
| CLK       | I   | System CLK                             |
| DA        | I   | Data at the positive edge of the clock |
| DB        | I   | Data at the negative edge of the clock |
| LSR       | I   | Reset                                  |
| Q         | I   | DDR data to the memory                 |

#### Notes:

- 1. LSR should be held low during DDR Write operation. By default, the software will be implemented CE High and LSR low.
- For the tri-state block, DDR registers do not have CE support. CE and LSR support is available for the regular (non-DDR) mode only. LSR is available in tristate DDRX mode (while reading). The LSR will default to set when used in the tristate mode.
- 3. When asserting RESET during DDR writes, note that this will only reset the FFs and not the latches.

## **Memory Read Implementation**


The LatticeECP/EC devices contain a variety of features to simplify implementation of the read portion of a DDR interface:

- DLL compensated DQS delay elements
- DDR input registers
- Automatic DQS to system clock domain transfer circuitry

The LatticeECP/EC Family Data Sheet details these circuit elements.

Three primitives in the Lattice ispLEVER<sup>®</sup> design tools represent the capability of these three elements. The DQS-DLL represents the DLL used for calibration. The IDDRXB primitive represents the DDR input registers and clock domain transfer registers. Finally, the DQSBUFB represents the DQS delay block and the clock polarity control logic. These primitives are explained in more detail in the following sections of this document. Figure 9-9 illustrates how to hook these primitives together to implement the read portion of a DDR memory interface. The DDR Software Primitives section describes each of the primitives and its instantiation in more detail. Appendices A and B provide example code to implement the complete I/O section of a memory interface within a LatticeECP/EC device.





### Read Timing Waveforms

Figures 9-10 and 9-11 show READ data transfer for two cases based on the results of the DQS Transition detector logic. This circuitry decides whether or not to invert the phase of FPGA system CLK to the two synchronization registers based on the relative phases of DQSI (before delay) and CLK.

- Case 1: If CLK = 0 on the first DQSI transition, then DDRCLKPOL = 0; hence no inversion required. See Figure 9-10.
- Case 2: If CLK=1 on the first DQS strobe transition, then DDRCLKPOL = 1. The system clock (CLK) needs to be inverted before it is used for synchronization. See Figure 9-11.




Figure 9-10. READ Data Transfer when DDRCLKPOL=0

(1) READ is internally generated and should go high when the READ command (to control the DDR-RAM) is initially asserted. READ is used to generate the clock edge to sample the state of the CLK. (2) DQSPAD is the DQS strobe at the PAD from the DDR memory.

- (3) DQSI is the DQS Strobe signal at the input of the DQSBUFB primitive
- (4) DQ is the DDR data coming from the DDR memory. This data bus is edge aligned to the DQSI.
   (5) PRMBDET is the Preable detect signal generated in the DQSBUFB primitive.
- (6) DQSO is the 90 degree delayed DQS. This is the output of the DQSBUFB primitive and is used to clock the first set of DDR registers. This is connected to the ECLK input of IDDRXB primitive.
- (7) CLK is the clock coming from the core logic.
- (8) DDRCLKPOL signal is generated in by the DQS Transition detect logic represented in software by DQSBUFB primitive.
- In this case 1, the DDRCLKPOL=0 as the CLK is LOW at the 1st DQSI transition. (9) As DDRCLKPOL = 0, the CLK is not inverted. This CLK is connected to the SCLK input of the IDDRXB
- primitive. The DQ data will be synchronized to this CLK before it enters the FPGA.
- (10) IPOS0 and IPOS1 are the DDR data both synchronized to the positive edge of CLK.




Figure 9-11. Read Data Transfer When DDRCLKPOL=1

Notes -

- (1) READ is internally generated and should go high when the READ command (to control the DDR-RAM) is initially asserted. READ is used to generate the clock edge to sample the state of the CLK.
- (2) DQSPAD is the DQS strobe at the PAD from the DDR memory.
- (3) DQSI is the DQS Strobe signal at the input of the DQSBUFB primitive
- (4) DQ is the DDR data coming from the DDR memory. This data bus is edge aligned to the DQSI.
- (5) PRMBDET is the Preable detect signal generated in the DQSBUFB primitive.
- (6) DQSO is the 90 degree delayed DQS. This is the output of the DQSBUFB primitive and is used to clock the first set of DDR registers. This is connected to the ECLK input of IDDRXB primitive.
- (7) CLK is the clock coming from the core logic.
- (8) DDRCLKPOL signal is generated in by the DQS Transition detect logic represented in software by DQSBUFB primitive.
- In this case 2, the DDRCLKPOL=1 as the CLK is HIGH at the 1 <sup>st</sup> DQSI transition.
- (9) As DDRCLKPOL = 1, the CLK is inverted before enters the IDDRXB. This CLK is connected to the SCLK input of the IDDRXB primitive. The DQ data will be synchronized to this CLK before it enters the FPGA.
- (10) IPOS0 and IPOS1 are the DDR data both synchronized to the positive edge of CLK.

## **Memory Write Implementation**

To implement the write portion of a DDR memory interface two streams single data rate data must be multiplexed together with data transitioning on both edges of the clock. In addition during a write cycle, DQS must arrive at the memory pins center-aligned with data, DQ. Along with the strobe and data this portion of the interface provides the CLKP, CLKN Address/Command and Data Mask (DM) signals to the memory.

The LatticeECP/EC devices contain DDR output and tri-state registers along with PLLs that allow the easy implementation of the write portion of the DDR memory interfaces. The DDR output registers can be accessed in the design tools via the ODDRXB primitive.

All DDR output signals ("ADDR,CMD", DQS, DQ, DM) are initially aligned to rising edge of CLK inside the FPGA core. These signals are used for the entire DDR write interface or the controls of DDR read interface. The relative phase of the signals may be adjusted in the IOL logic before departing the FPGA. The adjustments are shown in Figure 9-12.

CLKP and CLKN are generated using the CLK+90 from the PLL. CLKN is generated by inverting the CLK+90 (=CLK+270) as shown in Figure 9-12.

The CLKP and CLKN can also be generated using the differential SSTL25 II buffers. The CLKP can be generated using the ODDRXB primitive as shown in Figure 9-12 and fed into a SSTL25 differential output buffer to generate a CLKN output. Generating the CLKN in this manner prevents any skew between the two signals.

The ADDR, CMD signal needs to be center aligned with relative to CLKN. The ADDR/CMD signal is a SDR signal.


In order to meet DDR interface specification for  $t_{DSS}$  and  $t_{DSH}$  parameters, defined as DQS falling to CLKN rising setup and hold times. This is met by making CLKN and DQS identical in phase. DQS is inverted to match CLKN (= CLK + 270°). This is accomplished by routing the positive DQS data in core logic to DB, and negative DQS data in core logic to DA.

The data DQ and DM needs to be delayed by 90° as it leaves the FPGA. This is to center the data and data mask relative to the DQS when it reaches the DDR memory. This can be done by inverting the CLK to the DQ and DM data.

The DM signal is generated using the same clock as the DQ data pin. The memory masks the DQ signals if the DM pins are driven high.

The tristate control for the data output can also be implemented using the ODDRXB primitive.

Figure 9-12 illustrates how to hook up the ODDRXB primitives and the PLL. The DDR Software Primitives section describes each of the primitives and its instantiation in more detail. The ADDR/CMD is generated using an IO SDR register. Appendix A and B provides example code to implement the complete I/O section of a memory interface within a LatticeECP/EC device.




#### Figure 9-12. Software Primitive Implementation for Memory Write

### Write Timing Waveforms


Figures 9-13 and 9-14 show DDR write side data transfer timing for the DQ Data pad and the DQS Strobe Pad. When writing to the DDR memory device, the DM (Data Mask) and the ADDR/ CMD (Address and Command) signals are also sent to the memory device along with the data and strobe signals.





- (1) OPOS1 and ONEG1 are the tristate inputs to the tristate block(ODDRXB)
- (2) OPOS0 and ONEG0 are the 2 sets of data that are aligned with the CLK.
- (3) CLK is the core clock that is used to generate all the DDR outputs in the user logic.
- (4) CLK +180 is the inverted CLK. This clock is inverted to transmit the OPOS0 and OPOS1 data.
- (5) CLK +270 is the phase of the CLK used to generate the DQS strobe output and the Address / Command output signals.
- (6) DQS is the strobe output that is sent to the memory device. Figure 9 show DQS generation.
- (7) The DM signal is the Data Mask signal and should be in phase with the DQ data output.
- (8) DQ is DDR data, this data needs to be center aligned with the DQS strobe signal when it reaches the memory.

#### Figure 9-14. DDR Write Data Transfer for DQS Strobe



- (1) OPOS1 and ONEG1 are the tristate inputs to the tristate block (ODDRXB) used to generate tristate signal for the DQS output
- (2) OPOS0 and ONEG0 in this case are tied to "0" and "1" respectively to generate the DQS strobe.
- (3) CLK +270 phase of the CLK is used to clock the DQS strobe output.
- (4) CLK +180 is the inverter core clock. This clock is used to clock the DDR output Data DQ and Data mask signal DM as shown in Figure 8.
- (5) DQS is the strobe output that is sent to the memory device.
- (6) The DM signal is the Data Mask signal and should be in phase with the DQ data output.
- (7) DQ is DDR data, this data needs to be center aligned with the DQS strobe signal when it reaches the memory.

## **Design Rules/Guidelines**

Listed below are some rules and guidelines to keep in mind when implementing DDR memory interfaces in the LatticeECP/EC devices.

- The LatticeECP/EC devices have dedicated DQ- DQS groups. Please refer to the logical signal connections of the groups in the LatticeECP/EC Family Data Sheet before locking these pins.
- There are two DQSDLLs on the device, one for the top half and one for the bottom half. Hence only one DQSDLL primitive should be instantiated for each half of the device. Also all the DDR interfaces implemented on the top half or the bottom half of the device should run at the same interface frequency.
- The DDR SDRAM interface supports the SSTL25 IO standard, hence the interface pins should be assigned as SSTL25 I/O type.
- When implementing the DDR interface, the VREF1 of the bank is used to provide the reference voltage for the interface pins.

# **Technical Support Assistance**

Hotline: 1-800-LATTICE (North America) +1-408-826-6002 (Outside North America) e-mail: techsupport@latticesemi.com Internet: www.latticesemi.com

# Appendix A. Verilog Example of DDR Input and Output Modules

## **DDR Input Module**

```
module ddr_in (DQ, DQS, CLK, RESET, UDDCNTL, READ, INDDR_DA, INDDR_DB, DQSCIB, PRMBDET, DLL_LOCK,
DDRCLKPOL);
input [7:0] DQ;
input DQS;
input CLK, RESET, UDDCNTL, READ;
output [7:0]INDDR_DA;
output[7:0] INDDR_DB;
output DQSCIB, PRMBDET, DLL_LOCK, DDRCLKPOL;
wire vcc_net,gnd_net;
wire dqsbuf, dqsdel, CLK, ddrclkpol_siq;
wire [7:0] INDDR_DA_sig;
wire [7:0] INDDR_DB_sig;
reg [7:0]INDDR_DA;
reg [7:0] INDDR_DB;
assign vcc_net = 1'b1;
assign qnd_net = 1'b0;
assign DDRCLKPOL = ddrclkpol_sig;
IDDRXB UL0 (.D(DQ[0]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_siq),
            .LSR(RESET), .QA(INDDR_DA_sig[0]), .QB(INDDR_DB_sig[0]));
IDDRXB UL1 (.D(DQ[1]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_sig),
            .LSR(RESET), .QA(INDDR_DA_sig[1]), .QB(INDDR_DB_sig[1]));
IDDRXB UL2 (.D(DQ[2]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_siq),
            .LSR(RESET), .QA(INDDR_DA_sig[2]), .QB(INDDR_DB_sig[2]));
IDDRXB UL3 (.D(DQ[3]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_sig),
            .LSR(RESET), .QA(INDDR_DA_sig[3]), .QB(INDDR_DB_sig[3]));
IDDRXB UL4 (.D(DQ[4]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_siq),
            .LSR(RESET), .QA(INDDR_DA_sig[4]), .QB(INDDR_DB_sig[4]));
IDDRXB UL5 (.D(DQ[5]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_sig),
            .LSR(RESET), .QA(INDDR_DA_sig[5]), .QB(INDDR_DB_sig[5]));
IDDRXB UL6 (.D(DQ[6]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_siq),
            .LSR(RESET), .QA(INDDR_DA_sig[6]), .QB(INDDR_DB_sig[6]));
IDDRXB UL7 (.D(DQ[7]), .ECLK(dqsbuf), .SCLK(CLK), .CE(vcc_net), .DDRCLKPOL(ddrclkpol_sig),
            .LSR(RESET), .QA(INDDR_DA_sig[7]), .QB(INDDR_DB_sig[7]));
always@(posedge CLK)
begin
 INDDR_DA = INDDR_DA_sig;
 INDDR_DB = INDDR_DB_sig;
 end
```

DQSBUFB U8 (.DQSI(DQS), .CLK(CLK), .READ(READ), .DQSDEL(dqsdel), .DDRCLKPOL(ddrclkpol\_sig), .DQSC(DQSCIB), .PRMBDET(PRMBDET), .DQSO(dqsbuf));

DQSDLL U9 (.CLK(CLK), .UDDCNTL(UDDCNTL), .RST(RESET), .DQSDEL(dqsdel), .LOCK(DLL\_LOCK));

endmodule

#### **DDR Output Module**

module ddr\_out (DQ, DQS, REFCLK, RESET, CLKOUTN, CLKOUTP, OUTDDR\_data\_DA, OUTDDR\_data\_DB, DQS\_data\_DA, DQS\_data\_DB);

output [7:0] DQ; output DQS ; input REFCLK, RESET; input [7:0] OUTDDR\_data\_DA, OUTDDR\_data\_DB; input DQS\_data\_DA, DQS\_data\_DB; output CLKOUTN, CLKOUTP; wire vcc\_net, gnd\_net; wire [7:0] OUTDDR\_data\_DA, OUTDDR\_data\_DB; wire RESET, REFCLK; wire [7:0] DQ; reg DQS\_data\_DA\_Q, DQS\_data\_DB\_Q; reg DQS\_data\_DA\_Q1, DQS\_data\_DB\_Q1; reg [7:0] OUTDDR\_data\_DA\_Q, OUTDDR\_data\_DB\_Q; assign vcc\_net = 1'b1; assign gnd\_net = 1'b0; wire pllclk, zero\_dly, lead\_lag, clkok, clklock; wire [3:0] plldly; xpll\_s pllInst0 (.CLKI(REFCLK), .CLKFB(pllclk), .RST(RESET), .DDAMODE(gnd\_net), .DDAILZR(gnd\_net), .DDAILAG(vcc\_net), .DDAIDEL0(gnd\_net), .DDAIDEL1(gnd\_net), .DDAIDEL2(gnd\_net), .CLKOP(clk), .CLKOS(clkp), .CLKOK(clkok), .LOCK(clklock), .DDAOLAG(lead\_lag), .DDAODEL0(plldly[0]), .DDAODEL1(plldly[1]), .DDAOZR(zero\_dly), .DDAODEL2(plldly[2])); always @ (posedge RESET or posedge clk) begin if (RESET)// reset logic begin  $DQS_data_DA_Q = 0;$  $DQS_data_DB_Q = 0;$ end else begin DQS\_data\_DA\_Q = DQS\_data\_DA; DQS\_data\_DB\_Q = DQS\_data\_DB; end end

always @ (posedge RESET or negedge clk)

```
begin
if (RESET)
begin
   DQS_data_DA_Q1 = 0;
   DQS_data_DB_Q1 = 0;
end
else
begin
   DQS_data_DA_Q1 = DQS_data_DA_Q;
   DQS_data_DB_Q1 = DQS_data_DB_Q;
end
end
always @ (posedge RESET or posedge clk)
begin
if (RESET)
begin
   OUTDDR_data_DA_Q = 0;
   OUTDDR_data_DB_Q = 0;
end
else
begin
   OUTDDR data DA Q = OUTDDR data DA;
   OUTDDR data DB 0 = OUTDDR data DB;
end
end
//----DDR OUTPUT------
ODDRXB 00 (.DA(OUTDDR data DA Q[0]), .DB(OUTDDR data DB Q[0]), .LSR(RESET), .CLK(~clk), .Q(DQ[0]));
ODDRXB 01 (.DA(OUTDDR_data_DA_Q[1]), .DB(OUTDDR_data_DB_Q[1]), .LSR(RESET), .CLK(~clk), .Q(DQ[1]));
ODDRXB 02 (.DA(OUTDDR_data_DA_Q[2]), .DB(OUTDDR_data_DB_Q[2]), .LSR(RESET), .CLK(~clk), .Q(DQ[2]));
ODDRXB 03 (.DA(OUTDDR_data_DA_Q[3]), .DB(OUTDDR_data_DB_Q[3]), .LSR(RESET), .CLK(~clk), .Q(DQ[3]));
ODDRXB 04 (.DA(OUTDDR_data_DA_Q[4]), .DB(OUTDDR_data_DB_Q[4]), .LSR(RESET), .CLK(~clk), .Q(DQ[4]));
ODDRXB 05 (.DA(OUTDDR_data_DA_Q[5]), .DB(OUTDDR_data_DB_Q[5]), .LSR(RESET), .CLK(~clk), .Q(DQ[5]));
ODDRXB 06 (.DA(OUTDDR_data_DA_Q[6]), .DB(OUTDDR_data_DB_Q[6]), .LSR(RESET), .CLK(~clk), .Q(DQ[6]));
ODDRXB 07 (.DA(OUTDDR_data_DA_Q[7]), .DB(OUTDDR_data_DB_Q[7]), .LSR(RESET), .CLK(~clk), .Q(DQ[7]));
//----- DQS Generation-----
ODDRXB 08 (.DA(DQS_data_DA_Q1), .DB(DQS_data_DB_Q1), .LSR(RESET), .CLK(clkp), .Q(DQS));
//----- CLKOUTP and CLKOUTN Generation-----
ODDRXB 09 (.DA(vcc_net), .DB(gnd_net), .LSR(RESET), .CLK(clkp), .Q(CLKOUTP));
ODDRXB 010 (.DA(gnd_net), .DB(vcc_net), .LSR(RESET), .CLK(clkp), .Q(CLKOUTN));
```

endmodule

# Appendix B. VHDL Example of a DDR Memory Interface Using LatticeECP/EC Devices

#### **DDR Input Module**

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
library ec;
use ec.components.all;
entity ddr_in is
       port(DQ : in std_logic_vector(7 downto 0);
             DQS : in std_logic;
             CLK : in std_logic;
             RESET : in std_logic;
             UDDCNTL : in std_logic;
             READ: in std_logic;
              INDDR_DA: out std_logic_vector(7 downto 0);
              INDDR_DB: out std_logic_vector(7 downto 0);
             DQSCIB : out std_logic;
             PRMBDET : out std_logic;
             DLL_LOCK: out std_logic);
end ddr_in;
architecture structure of ddr_in is
component IDDRXB
  port(
     D : in STD_LOGIC;
     ECLK : in STD_LOGIC;
      SCLK : in STD_LOGIC;
     CE : in STD_LOGIC;
     DDRCLKPOL: in STD_LOGIC;
     LSR: in STD_LOGIC;
         : out STD_LOGIC;
      QA
      OB
          : out STD_LOGIC);
end component;
component DQSBUFB
  port(
     DQSI : in STD_LOGIC;
      CLK : in STD_LOGIC;
     READ : in STD_LOGIC;
     DQSDEL : in STD_LOGIC;
     DDRCLKPOL: out STD_LOGIC;
      DQSC: out STD_LOGIC;
      PRMBDET : out STD_LOGIC;
            : out STD_LOGIC);
     DOSO
end component;
component DQSDLL
  port(
          : in STD_LOGIC;
     CLK
     UDDCNTL : in STD_LOGIC;
     DQSDEL : out STD_LOGIC;
     RST: in STD_LOGIC;
     LOCK
            : out STD_LOGIC);
end component;
```

```
attribute DEL_VAL : string;
attribute DEL_ADJ : string;
attribute LOCK_SENSITIVITY : string;
attribute DEL_VAL of U8: label is "10";
attribute DEL_ADJ of U8:label is "PLUS";
attribute DEL_VAL of U9:label is "10";
attribute DEL_ADJ of U9:label is "PLUS";
attribute LOCK_SENSITIVITY of U9:label is "HIGH";
signal vcc_net : std_logic;
signal gnd_net : std_logic;
signal dqsbuf, dqsdel,ddrclkpol_sig: std_logic;
signal INDDR_DA_Q: std_logic_vector(7 downto 0);
signal INDDR_DB_Q: std_logic_vector(7 downto 0);
begin
       vcc net <= '1';
       gnd_net <= '0';
ULO : IDDRXB PORT MAP( D
                             => DQ(0),
              ECLK => dqsbuf,
              SCLK
                      => CLK,
                      => vcc_net,
              CE
              DDRCLKPOL => ddrclkpol_sig,
              LSR => RESET,
              QA
                      => INDDR_DA_Q(0),
              QB
                      => INDDR DB Q(0));
UL1 : IDDRXB PORT MAP( D
                             => DO(1),
                             => dqsbuf,
                     ECLK
                     SCLK
                            => CLK,
              CE
                   => vcc_net,
              DDRCLKPOL => ddrclkpol_sig,
                  => RESET,
              LSR
                      => INDDR_DA_Q(1),
              OA
              QB
                      \Rightarrow INDDR_DB_Q(1));
       UL2 : IDDRXB PORT MAP( D
                                    => DQ(2),
              ECLK => dqsbuf,
              SCLK
                      => CLK,
              CE
                      => vcc net,
              DDRCLKPOL => ddrclkpol_sig,
              LSR => RESET,
              QA
                      => INDDR_DA_Q(2),
              QB
                      = INDDR DB Q(2));
UL3 : IDDRXB PORT MAP( D
                          => DQ(3),
              ECLK => dqsbuf,
              SCLK
                     => CLK,
              CE
                      => vcc_net,
              DDRCLKPOL => ddrclkpol_sig,
              LSR => RESET,
                      => INDDR_DA_Q(3),
              QA
                      => INDDR_DB_Q(3));
              QB
```

```
UL4 : IDDRXB PORT MAP (D
                                     => DQ(4),
              ECLK => dqsbuf,
              SCLK => CLK,
CE => vcc_net,
              DDRCLKPOL => ddrclkpol_sig,
              LSR => RESET,
              QA
                      = INDDR DA Q(4),
                      => INDDR_DB_Q(4));
              QB
       UL5 : IDDRXB PORT MAP( D
                                    => DQ(5),
              ECLK => dqsbuf,
                     => CLK,
              SCLK
              SCLK => CLK,
CE => vcc_net,
              DDRCLKPOL => ddrclkpol_sig,
              LSR => RESET,
                      => INDDR_DA_Q(5),
              QA
                     => INDDR_DB_Q(5));
              QB
       UL6 : IDDRXB PORT MAP( D
                                     => DQ(6),
              ECLK => dqsbuf,
                    => CLK,
=> vcc_net,
              SCLK
              CE
              DDRCLKPOL => ddrclkpol_sig,
              LSR => RESET,
              QA
                       => INDDR DA Q(6),
              QB
                       => INDDR_DB_Q(6));
       UL7 : IDDRXB PORT MAP( D
                                     => DQ(7),
              ECLK => dqsbuf,
              SCLK => CLK,
CE => vcc_net,
              DDRCLKPOL => ddrclkpol_sig,
              LSR => RESET,
                      => INDDR_DA_Q(7),
              QA
                   = INDDR_DB_Q(7));
              QB
U8 : DOSBUFB PORT MAP( DOSI
                            => DQS,
              CLK => CLK,
             READ => READ,
DQSDEL => dqsdel,
              DDRCLKPOL => ddrclkpol_sig,
              DQSC => DQSCIB,
              PRMBDET => PRMBDET,
              DQSO
                      => dqsbuf);
       U9: DQSDLL PORT MAP( CLK
                                   => CLK,
                           UDDCNTL => UDDCNTL,
                                   => RESET,
                           RST
                           DQSDEL => dqsdel,
LOCK => DLL_LOCK);
reg0 :process (RESET, CLK)
    begin
       if RESET = '1' then
           INDDR_DA <= (others => '0');
           INDDR_DB <= (others => '0');
elsif rising edge(CLK) then
   INDDR DA <= INDDR DA O;
   INDDR_DB <= INDDR_DB_Q;</pre>
end if;
```

end process reg0; end structure;

#### **DDR Output Module**

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
library ec;
use ec.components.all;
entity ddr_example is
       port(DQ : out std_logic_vector(7 downto 0);
             DQS : out std_logic;
             REFCLK : in std_logic;
             RESET : in std_logic;
             CLKOUTN: out std_logic;
             CLKOUTP: out std_logic;
             OUTDDR_data_DA: in std_logic_vector(7 downto 0);
             OUTDDR_data_DB: in std_logic_vector(7 downto 0);
             DQS_data_DA: in std_logic;
      DQS_data_DB: in std_logic;
             CLKLOCK : out std_logic);
end ddr_example;
architecture structure of ddr_example is
signal clk : std_logic;
signal clkp : std_logic;
signal pllclk : std_logic;
signal zero_dly : std_logic;
signal lead_lag : std_logic;
signal clkok : std_logic;
signal plldly : std_logic_vector(3 downto 0);
signal DQS_data_DA_Q, DQS_data_DB_Q :std_logic;
signal DQS_data_DA_Q1, DQS_data_DB_Q1 :std_logic;
signal OUTDDR_data_DA_Q, OUTDDR_data_DB_Q:std_logic_vector(7 downto 0);
signal vcc_net : std_logic;
signal gnd_net : std_logic;
signal clkn : std_logic;
--DDR Output
component ODDRXB
  port(
      CLK : in STD_LOGIC;
     DA : in STD_LOGIC;
     DB : in STD_LOGIC;
     LSR : in STD_LOGIC;
     Q
          : out STD_LOGIC);
end component;
component xpll_s
   port(
                : in STD_LOGIC;
       RST
       CLKI
                : in STD_LOGIC;
       CLKFB
                : in STD_LOGIC;
       DDAMODE : in STD_LOGIC;
       DDAIZR : in STD_LOGIC;
       DDAILAG : in STD_LOGIC;
```

```
DDAIDEL2 : in STD_LOGIC;
       DDAIDEL1 : in STD_LOGIC;
       DDAIDEL0 : in STD_LOGIC;
       CLKOP : out STD_LOGIC;
       CLKOS : out STD_LOGIC;
       CLKOK : out STD_LOGIC;
       LOCK
               : out STD LOGIC;
       DDAOZR : out STD_LOGIC;
       DDAOLAG : out STD LOGIC;
       DDAODEL2 : out STD_LOGIC;
       DDAODEL1 : out STD_LOGIC;
       DDAODEL0 : out STD_LOGIC);
 end component;
 --PLL Input frequency
attribute FIN : string;
attribute FIN of expll : label is "133.0";
begin
       vcc_net <= '1';</pre>
       gnd_net <= '0';</pre>
  expll: xpll_s PORT MAP( CLKI => REFCLK,
                                  => RESET,
                           RST
                           CLKFB
                                    => pllclk,
                           DDAMODE => qnd_net,
                           DDAIZR => gnd_net,
                           DDAILAG => gnd_net,
                           DDAIDEL2 => gnd_net,
                           DDAIDEL1 => gnd_net,
                           DDAIDEL0 => gnd_net,
                           CLKOP => clk,
                           CLKOS => clkp,
                           CLKOK => clkok,
                           DDAOZR => zero_dly,
                           DDAOLAG => lead_lag,
                           DDAODEL2 => plldly(0),
                           DDAODEL1 => plldly(1),
                           DDAODEL0 => plldly(2),
                         LOCK => CLKLOCK);
  clkn<= not clk;
    -- In the Core logic
    reg0 :process (RESET, clk)
    begin
       if RESET = '1' then
           DQS_data_DA_Q <= '0';</pre>
    DQS_data_DB_Q <= '0';
           DQS_data_DA_Q1 <= '0';</pre>
    DQS data DB Q1 <= '0';
    OUTDDR_data_DA_Q <= (others => '0');
           OUTDDR_data_DB_Q <= (others => '0');
elsif rising_edge(clk) then
    DOS data DA Q <= DOS data DA;
    DQS_data_DB_Q <= DQS_data_DB;
    OUTDDR_data_DA_Q <= OUTDDR_data_DA;
    OUTDDR_data_DB_Q <= OUTDDR_data_DB;
```

```
elsif falling_edge(clk) then
   DQS_data_DA_Q1 <= DQS_data_DA_Q;</pre>
   DQS_data_DB_Q1 <= DQS_data_DB_Q;</pre>
end if;
end process req0;
--*********DDR OUTPUT***********
   00 : ODDRXB PORT MAP( DA => OUTDDR_data_DA_Q(0), DB => OUTDDR_data_DB_Q(0), LSR => RESET,
        CLK => clkn, Q => DQ(0);
    01 : ODDRXB PORT MAP( DA => OUTDDR data DA Q(1), DB => OUTDDR data DB Q(1), LSR => RESET,
        CLK => clkn, Q => DQ(1);
    02 : ODDRXB PORT MAP( DA => OUTDDR_data_DA_Q(2), DB => OUTDDR_data_DB_Q(2), LSR => RESET,
        CLK => clkn, Q => DQ(2));
    03 : ODDRXB PORT MAP( DA => OUTDDR_data_DA_Q(3), DB => OUTDDR_data_DB_Q(3), LSR => RESET,
        CLK => clkn, Q => DQ(3);
    04 : ODDRXB PORT MAP( DA => OUTDDR data DA Q(4), DB => OUTDDR data DB Q(4), LSR => RESET,
        CLK => clkn, Q => DQ(4);
    05 : ODDRXB PORT MAP( DA => OUTDDR_data_DA_Q(5), DB => OUTDDR_data_DB_Q(5), LSR => RESET,
        CLK => clkn, Q => DQ(5));
    O6 : ODDRXB PORT MAP( DA => OUTDDR_data_DA_Q(6), DB => OUTDDR_data_DB_Q(6), LSR => RESET,
        CLK => clkn, Q => DQ(6);
    07 : ODDRXB PORT MAP( DA => OUTDDR data DA Q(7), DB => OUTDDR data DB Q(7), LSR => RESET,
        CLK => clkn, Q => DQ(7);
--*******DQS Generation***********
   O8: ODDRXB PORT MAP( DA => DQS_data_DA_Q1, DB => DQS_data_DB_Q1, LSR => RESET, CLK => clkp,
       Q => DQS);
--******* CLKOUTP and CLKOUTN Generation********
    09 : ODDRXB PORT MAP( DA => vcc_net, DB => gnd_net, LSR => RESET, CLK =>clkp, Q => CLKOUTP);
    010: ODDRXB PORT MAP( DA => gnd_net, DB => vcc_net, LSR => RESET, CLK => clkp, Q => CLKOUTN);
```

end structure;

# Appendix C. List of Compatible DDR SDRAM

Below are the criteria used to list the DDR SDRAM part numbers.

- 1. The memory device should support one DQS strobe for every 8 DQ data bits.
- 2. 4-bit, 8-bit and 16-bit configurations. For 16-bit configurations, each data byte must have independent DQS strobe.
- 3. The memory device uses SSTL2 I/O interface standard.
- 4. Data transfer rate DDR333 or DDR266.
- 5. Clock transfer rate of 167MHz or 133MHz.

Table lists the DDR SDRAM part numbers that can be used with the LatticeEC device.

Please note these part numbers are chosen based on the criteria stated above and have not necessarily been validated in hardware.

 Table 9-6. List of Compatible DDR SDRAM

| DDR SDRAM Vendor    | Part Number       | Configuration | Max Data Rate | Clock Speed      |
|---------------------|-------------------|---------------|---------------|------------------|
| Micron 128MB        | MT46V32M4TG       | 32Mx4         | DDR266        | 133MHz           |
| Micron 128MB        | MT46V16M8TG       | 16Mx8         | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 128MB        | MT46V8M16TG       | 8Mx16         | DDR266        | 133MHz           |
| Micron 256MB        | MT46V64M4FG       | 64Mx4         | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 256MB        | MT46V64M4TG       | 64Mx4         | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 256MB        | MT46V32M8FG       | 32Mx8         | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 256MB        | MT46V32M8TG       | 32Mx8         | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 256MB        | MT46V16M16FG      | 16Mx16        | DDR266        | 133MHz           |
| Micron 256MB        | MT46V16M16TG      | 16Mx16        | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 512MB        | MT46V128M4FN      | 128Mx4        | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 512MB        | MT46V128M4TG      | 128Mx4        | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 512MB        | MT46V64M8FN       | 64Mx8         | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 512MB        | MT46V64M8TG       | 64Mx8         | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 512MB        | MT46V32M16FN      | 32Mx16        | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 512MB        | MT46V32M16TG      | 32Mx16        | DDR333 DDR266 | 167MHz<br>133MHz |
| Micron 1GB          | MT46V256M4TG      | 256Mx4        | DDR266        | 133MHz           |
| Micron 1GB          | MT46V128M8TG      | 128Mx8        | DDR266        | 133MHz           |
| Micron 1GB          | MT46V64M16TG      | 64Mx16        | DDR333 DDR266 | 167MHz<br>133MHz |
|                     | K4H280438E-TC/LB3 | 32Mx4         | DDR333        | 167MHz           |
| Samsung 128MB E die | K4H280838E-TC/LB3 | 16Mx8         | DDR333        | 167MHz           |
|                     | K4H281638E-TC/LB3 | 8Mx16         | DDR333        | 167MHz           |

## Table 9-6. List of Compatible DDR SDRAM (Continued)

| DDR SDRAM Vendor     | Part Number       | Configuration | Max Data Rate    | Clock Speed      |
|----------------------|-------------------|---------------|------------------|------------------|
|                      | K4H560438E-TC/LB3 | 64Mx4         | DDR333           | 167MHz           |
|                      | K4H560438E-NC/LB3 | 64Mx4         | DDR333           | 167MHz           |
|                      | K4H560438E-GC/LB3 | 64Mx4         | DDR333           | 167MHz           |
| Samsung 256 Mb E-die | K4H560838E-TC/LB3 | 32Mx8         | DDR333           | 167MHz           |
|                      | K4H560838E-NC/LB3 | 32Mx8         | DDR333           | 167MHz           |
|                      | K4H560838E-GC/LB3 | 32Mx8         | DDR333           | 167MHz           |
|                      | K4H510838B-TC/LB3 | 64Mx8         | DDR333           | 167MHz           |
|                      | K4H510838B-NC/LB3 | 64Mx8         | DDR333           | 167MHz           |
| Samsung 512Mb B die  | K4H511638B-TC/LB3 | 32Mx16        | DDR333           | 167MHz           |
|                      | K4H510438B-TC/LB3 | 128Mx4        | DDR333           | 167MHz           |
|                      | K4H510438B-NC/LB3 | 128Mx4        | DDR333           | 167MHz           |
|                      | HYB25D128400AT    | 32Mx4         | DDR266           | 133MHz           |
|                      | HYB25D128400CT    | 32Mx4         | DDR266           | 133MHz           |
|                      | HYB25D128400CE    | 32Mx4         | DDR266           | 133MHz           |
|                      | HYB25D128800AT    | 16Mx8         | DDR266           | 133MHz           |
|                      | HYB25D128800CT    | 16Mx8         | DDR333           | 167MHz           |
| Infineon 128Mb       | HYB25D128800CE    | 16Mx8         | DDR333           | 167MHz           |
|                      | HYB25D128160AT    | 8Mx16         | DDR333<br>DDR266 | 167MHz<br>133MHz |
|                      | HYB25D128160CT    | 8Mx16         | DDR333           | 167MHz           |
|                      | HYB25D128160CE    | 8Mx16         | DDR333           | 167MHz           |
|                      | HYB25D128160CC    | 8Mx16         | DDR333           | 167MHz           |
|                      | HYB25D256400BT    | 64Mx4         | DDR266           | 133MHz           |
|                      | HYB25D256400CT    | 64Mx4         | DDR266           | 133MHz           |
|                      | HYB25D256400CE    | 64Mx4         | DDR266           | 133MHz           |
|                      | HYB25D256800BT    | 32Mx8         | DDR333           | 167MHz           |
|                      | HYB25D256800CT    | 32Mx8         | DDR333           | 167MHz           |
|                      | HYB25D256800CE    | 32Mx8         | DDR333           | 167MHz           |
|                      | HYB25D256160BT    | 16Mx16        | DDR333<br>DDR266 | 167MHz<br>133MHz |
| Infineon 256Mb       | HYB25D256160CT    | 16Mx16        | DDR333           | 167MHz           |
|                      | HYB25D256160CE    | 16Mx16        | DDR333           | 167MHz           |
|                      | HYB25D256400BC    | 64Mx16        | DDR333<br>DDR266 | 167MHz<br>133MHz |
|                      | HYB25D256400CF    | 64Mx16        | DDR333           | 167MHz           |
|                      | HYB25D256400CC    | 64Mx16        | DDR333           | 167MHz           |
|                      | HYB25D256160BC    | 16Mx16        | DDR333<br>DDR266 | 167MHz<br>133MHz |
|                      | HYB25D256160CC    | 16Mx16        | DDR333           | 167MHz           |

## Table 9-6. List of Compatible DDR SDRAM (Continued)

| DDR SDRAM Vendor | Part Number    | Configuration | Max Data Rate    | Clock Speed      |
|------------------|----------------|---------------|------------------|------------------|
|                  | HYB25D512400AT | 128Mx4        | DDR266           | 133MHz           |
|                  | HYB25D512400BT | 128Mx4        | DDR333           | 167MHz           |
|                  | HYB25D512400BE | 128Mx4        | DDR333           | 167MHz           |
|                  | HYB25D1G400BG  | 256Mx4        | DDR266           | 133MHz           |
|                  | HYB25D512800AT | 64Mx8         | DDR333<br>DDR266 | 167MHz<br>133MHz |
|                  | HYB25D512800BT | 64Mx8         | DDR333           | 167MHz           |
|                  | HYB25D512800BE | 64Mx8         | DDR333           | 167MHz           |
| Infineon 512Mb   | HYB25D512160AT | 32Mx16        | DDR333<br>DDR266 | 167MHz<br>133MHz |
|                  | HYB25D512160BT | 32Mx16        | DDR333           | 167MHz           |
|                  | HYB25D512160BE | 32Mx16        | DDR333           | 167MHz           |
|                  | HYB25D512400BC | 128Mx4        | DDR333           | 167MHz           |
|                  | HYB25D512400BF | 128Mx4        | DDR333           | 167MHz           |
|                  | HYB25D512800BC | 64Mx8         | DDR333           | 167MHz           |
|                  | HYB25D512800BF | 64Mx8         | DDR333           | 167MHz           |
|                  | HYB25D512160BC | 32Mx16        | DDR333           | 167MHz           |
|                  | HYB25D512160BF | 32Mx16        | DDR333           | 167MHz           |




# LatticeECP/EC sysCLOCK PLL Design and Usage Guide


June 2004

Technical Note TN1049

## Introduction

As clock distribution and clock skew management become critical factors in overall system performance, the Phase Locked Loop (PLL) is increasing in importance for digital designers. Lattice incorporates its sysCLOCK<sup>™</sup> PLL technology in the LatticeECP<sup>™</sup> and LatticeEC<sup>™</sup> device families to help designers manage clocks within their designs. The PLL components in the LatticeECP/EC device families share the same architecture. This technical note describes the features and functionalities of the PLLs and their configuration in the ispLEVER<sup>®</sup> design tool. Figure 10-1 shows the block diagram of the PLL.





# Features

- Clock synthesis
- Phase shift/duty cycle selection
- Internal and external feedback
- Dynamic delay adjustment
- No external components required
- Lock detect output

# **Functional Description**

## PLL Divider and Delay Blocks

### Input Clock (CLKI) Divider

The CLKI divider is used to control the input clock frequency into the PLL block. It can be set to an integer value of 1 to 12. The divider setting directly corresponds to the divisor of the output clock. The input and output of the input divider must be within the input and output frequency ranges specified in the device data sheet.

### Feedback Loop (CLKFB) Divider

The CLKFB divider is used to divide the feedback signal. Effectively, this multiplies the output clock, because the divided feedback must speed up to match the input frequency into the PLL block. The PLL block increases the output frequency until the divided feedback frequency equals the input frequency. Like the input divider, the feedback

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

loop divider can be set to an integer value of 1 to 12. The input and output of the feedback divider must be within the input and output frequency ranges specified in the device data sheet.

#### **Delay Adjustment**

The delay adjust circuit provides programmable clock delay. The programmable clock delay allows for step delays in increments of 250ps (nominal) for a total of 2.00ns lagging or leading. The time delay setting has a tolerance. See device data sheet for details. Under this mode, CLKOP, CLKOS and CLKOK are identically affected. The delay adjustment has two modes of operation:

- Static Delay Adjustment In this mode, the user-selected delay is configured at power-up.
- Dynamic Delay Adjustment (DDA) In this mode, a simple bus is used to configure the delay. The bus signals are available to the general purpose FPGA.

#### Output Clock (CLKOP) Divider

The CLKOP divider serves the dual purposes of squaring the duty cycle of the VCO output and scaling up the VCO frequency into the 420MHz to 840MHz range to minimize jitter. The divided value can be 2, 4, 6,..., 22, 24.

#### **CLKOK Divider**

The CLKOK divider feeds the global clock net. It divides the CLKOP signal of the PLL by the value of the divider. It can be set to values of 2, 4, 6,....126,128.

### PLL Inputs and Outputs

#### **CLKI** Input

The CLKI signal is the reference clock for the PLL. It must conform to the specifications in the data sheet in order for the PLL to operate correctly. The CLKI can be derived from a dedicated dual-purpose pin or from routing.

#### **RST Input**

The PLL reset input is provided by an internally generated reset function (node). It resets the CLKI Divider. The RST signal is not required, and if not used will be set to logic 0. The PLL\_RST signal is active high. The RST signal must be asserted for the minimum reset pulse width and de-asserted within the reset recovery time before the clock, as defined in the device data sheet. Asserting PLL reset when the CLKI Divider is set to 1 will not affect the operation of the PLL. The RST pin is most commonly used when multiple sysCLOCK PLLs are dividing the same input clock and a reset signal is needed to synchronize the PLLs.

#### **CLKFBK Input**

The feedback signal to the PLL, which is fed through the feedback divider can be derived from the global clock net, a dedicated dual-purpose pin, or directly from the CLKOP divider. Feedback must be supplied in order for the PLL to synchronize the input and output clocks. External feedback allows the designer to compensate for board-level clock alignment.

#### CLKOP Output

The sysCLOCK PLL main clock output, CLKOP, is a signal available for selection as a primary clock.

#### CLKOS Output with Phase and Duty Cycle Select

The sysCLOCK PLL auxiliary clock output, CLKOS, is a signal available for selection as a primary clock. The CLKOS is used when phase shift and/or duty cycle adjustment is desired. The programmable phase shift allows for different phase in increments of 45° to 315°. The duty select feature provides duty select in 1/8th of the clock period.

#### CLKOK Output with Lower Frequency

The CLKOK is used when a lower frequency is desired. It is a signal available for selection as a primary clock.

#### Dynamic Delay Control I/O Ports (for EHXPLLB Only)

Refer to Table 10-2 and page 10-6 for detailed information.

## LOCK Output

The LOCK output provides information about the status of the PLL. After the device is powered up and the input clock is valid, the PLL will achieve lock within the specified lock time. Once lock is achieved, the PLL lock signal will be asserted. If, during operation, the input clock or feedback signals to the PLL become invalid, the PLL will lose lock. The LOCK signal is available to the FPGA routing.

## PLL Attributes

The PLL utilizes several attributes that allow the configuration of the PLL through source constraints. The following section details these attributes and their usage.

#### FIN

The input frequency can be any value within the specified frequency range based on the divider settings.

#### CLKI\_DIV, CLKFB\_DIV, CLKOP\_DIV, CLKOK\_DIV

These dividers determine the output frequencies of each output clock. The user is not allowed to input an invalid combination; determined by the input frequency, the dividers, and the PLL specifications.

#### FDEL

The FDEL attribute is used to pass the Delay Adjustment step associated with the Output Clock of the PLL. This allows the user to advance or retard the Output Clock by the step value passed multiplied by 250ps(nominal). The step ranges from -8 to +8 resulting the total delay range to +/- 2ns.

#### PHASEADJ

The PHASEADJ attribute is used to select Coarse Phase Shift for CLKOS output. The phase adjustment is programmable in 45° increments.

#### DUTY

The DUTY attribute is used to select the Duty Cycle for CLKOS output. The Duty Cycle is programmable at 1/8 of the period increment.

#### WAKE\_ON\_LOCK

The WAKE\_ON\_LOCK cell determines if the device will wait for the PLL to lock before beginning the wake-up process. If the attribute is set to "ON", the device will not wake up until the LOCK signal for the given PLL is active.

### DELAY\_CNTL

This attribute is designed to select the Delay Adjustment mode. If the attribute is set to "DYNAMIC" the delay control switches between Dynamic and Static depending upon the input logic of DDAMODE pin. If the attribute is set to "STATIC", Dynamic Delay inputs are ignored in this mode.

## LatticeECP/EC PLL Primitive Definitions


Two PLL primitives may be used for LatticeECP/EC PLL implementation. Users can choose either primitive depending on the design requirement of the PLL. The definitions of the PLL I/O ports are shown in Table 10-2. Some of the features are optional as shown in the table below.

Figure 10-2 shows the LatticeECP/EC PLL primitives library symbols and Table 10-1 lists the signals.

The EPLLB is a scaled down version of the PLL and is for users who do not need to use all the high performance features. Users may choose not to use optional features available in this primitive.

The EHXPLLB includes all features available in the PLL including Dynamic Delay Adjustment. Some of the features are optional as shown in Table 10-1.

## Figure 10-2. LatticeECP/EC PLL Primitive Symbols



| EHXPLLB |                                             |                                             |  |  |
|---------|---------------------------------------------|---------------------------------------------|--|--|
|         | RST<br>CLKI<br>CLKFB<br>DDAMODE<br>DDAIZR   | CLKOP<br>CLKOS<br>CLKOK<br>LOCK<br>DDAOZR   |  |  |
|         | DDAILAG<br>DDAIDEL2<br>DDAIDEL1<br>DDAIDEL0 | DDAOLAG<br>DDAODEL2<br>DDAODEL1<br>DDAODEL0 |  |  |

#### Table 10-1. Signal Usage in EPLLB and EHXPLLB Primitives

| Signal       | EPLLB | EHXPLLB | Optional         |
|--------------|-------|---------|------------------|
| CLKI         | Х     | Х       | No               |
| CLKFB        | Х     | Х       | No               |
| CLKOP        | Х     | Х       | Yes <sup>1</sup> |
| CLKOS        |       | Х       | Yes <sup>1</sup> |
| CLKOK        | _     | Х       | Yes <sup>1</sup> |
| LOCK         | Х     | Х       | Yes              |
| RST          | _     | Х       | Yes              |
| DDAMODE      | —     | Х       | Yes              |
| DDAIZR       |       | Х       | Yes              |
| DDAILAG      | _     | Х       | Yes              |
| DDAIDEL(0:2) | —     | Х       | Yes              |
| DDAOZR       |       | Х       | Yes              |
| DDAOLAG      |       | Х       | Yes              |
| DDAODEL(0:2) |       | Х       | Yes              |

1. At least one of these output clocks must be used.

#### Table 10-2. LatticeECP/EC PLL I/O Definitions


| I/O | Description                                                                                                      | Freq. (MHz) <sup>2</sup>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-----|------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| I   | PLL clock input from either internal logic or dedicated clock input pin.                                         | 33 to 420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| I   | Feedback clock input from either internal node, internal feedback from CLKOP or dedicated external feedback pin. | 33 to 420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| I   | "1" to Reset CLKI-divider (M-divider).                                                                           | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 0   | PLL output clock to clock tree (no phase shift).                                                                 | 33 to 420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 0   | PLL output clock to clock tree (programmable phase shift/duty cycle).                                            | 33 to 420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 0   | PLL output to clock tree (through K-divider for lower frequency clock).                                          | 0.258 to 210                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 0   | "1" indicates PLL locked to CLKI.                                                                                | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| I   | DDA Mode. "1" Pin control (dynamic), "0": Fuse Control (static).                                                 | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| I   | DDA Delay Zero. "1": delay = 0, "0": delay = [DDILAG + DDAIDEL].                                                 | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| I   | DDA Lag/Lead. "1": Lag, "0": Lead.                                                                               | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| I   | DDA Delay                                                                                                        | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 0   | DDA Delay Zero Output                                                                                            | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 0   | DDA Lag/Lead Output                                                                                              | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 0   | DDA Delay Output                                                                                                 | —                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|     | I<br>I<br>O<br>O<br>O<br>O<br>I<br>I<br>I<br>I<br>I<br>O<br>O<br>O                                               | IPLL clock input from either internal logic or dedicated clock input pin.IFeedback clock input from either internal node, internal feedback from CLKOP or<br>dedicated external feedback pin.I"1" to Reset CLKI-divider (M-divider).OPLL output clock to clock tree (no phase shift).OPLL output clock to clock tree (programmable phase shift/duty cycle).OPLL output to clock tree (through K-divider for lower frequency clock).O"1" indicates PLL locked to CLKI.IDDA Mode. "1" Pin control (dynamic), "0": Fuse Control (static).IDDA Lag/Lead. "1": Lag, "0": Lead.IDDA DelayODDA Delay Zero OutputODDA Lag/Lead Output |

1. For internal feedback, user does not specify CLKFB and software implements internal feedback automatically.

2. Please refer to data sheet for latest data.

**RST:** Resets the timing of CLKI Divider Output referenced to CLKI as shown in Figure 10-3. The reset operation is used to synchronize the clock output phase when multiple PLLs are cascaded. This RST signal does not reset the divider value.

#### Figure 10-3. RST Timing Diagram (Example M=4)



## **PLL Attributes Definitions**

Both EPLLB and EHXPLLB can be configured through attributes in the source code. The following section details these attributes and their usage.

| Parameter    | Description                          | Value               | EPLLB | EHXPLLB | Default |
|--------------|--------------------------------------|---------------------|-------|---------|---------|
| FIN          | Input Frequency (MHz)                | 33.0000 to 420.0000 | Yes   | Yes     | _       |
| CLKI_DIV     | CLKI Divider Setting                 | 1 to 12             | Yes   | Yes     | 1       |
| CLKFB_DIV    | CLKFB Divider Setting                | 1 to 12             | Yes   | Yes     | 1       |
| CLKOP_DIV    | CLKOP Divider Setting                | 2,4,6,, 22, 24      | Yes   | Yes     | Note 1  |
| CLKOK_DIV    | CLKOK Divider Setting                | 2,4,6,,126,128      | —     | Yes     | 2       |
| FDEL         | Fine Delay Adjust                    | -8 to 8             | Yes   | Yes     | 0       |
| PHASEADJ     | Coarse Phase Shift Selection (O)     | 0, 45, 90315        | —     | Yes     | 0       |
| DUTY         | Duty Cycle Selection (1/8 increment) | 1 to 7              | —     | Yes     | 4       |
| WAKE_ON_LOCK | Wake up after PLL locked             | On/Off              | Yes   | Yes     | Off     |
| DELAY_CNTL   | Delay Control                        | Dynamic/Static      | —     | Yes     | Static  |

#### Table 10-3. LatticeECP/EC PLL Attributes

1. CLKOP\_DIV value is calculated to maximize the FVCO within the specified range based on CLKI\_DIV and CLKFB\_DIV values for optimum performance.

## Dynamic Delay Adjustment (for EHXPLLB only)

The Dynamic Delay Adjustment is controlled by the DDAMODE input. This feature is available in the EHXPLLB primitive only. When the DDAMODE input is set to "1", the delay control is done through the inputs, DDAIZR, DDAI-LAG and DDAIDEL(2:0). For this mode, the attribute "DELAY\_CNTL" must be set to "DYNAMIC". Table 10-4 shows the delay adjustment values based on the attribute/input settings.

In this mode, the PLL may come out of lock due to the abrupt change of phase. To ensure that the PLL is back in lock, it is recommended to wait for the period  $t_{LOCK}$  specified in the data sheet.

| DDAMO  | DE = 1: Dynamic Delay | Adjustment   | DELAY 1 t <sub>DLY</sub> = | DDAMODE = 0           |
|--------|-----------------------|--------------|----------------------------|-----------------------|
| DDAIZR | DDAILAG               | DDAIDEL[2:0] | 250ps (nominal)            | Equivalent FDEL Value |
| 0      | 0                     | 111          | Lead 8 t <sub>DLY</sub>    | -8                    |
| 0      | 0                     | 110          | Lead 7 t <sub>DLY</sub>    | -7                    |
| 0      | 0                     | 101          | Lead 6 t <sub>DLY</sub>    | -6                    |
| 0      | 0                     | 100          | Lead 5 t <sub>DLY</sub>    | -5                    |
| 0      | 0                     | 011          | Lead 4 t <sub>DLY</sub>    | -4                    |
| 0      | 0                     | 010          | Lead 3 t <sub>DLY</sub>    | -3                    |
| 0      | 0                     | 001          | Lead 2 t <sub>DLY</sub>    | -2                    |
| 0      | 0                     | 000          | Lead 1 t <sub>DLY</sub>    | -1                    |
| 1      | Don't Care            | Don't Care   | No delay                   | 0                     |
| 0      | 1                     | 000          | Lag 1 t <sub>DLY</sub>     | 1                     |
| 0      | 1                     | 001          | Lag 2 t <sub>DLY</sub>     | 2                     |
| 0      | 1                     | 010          | Lag 3 t <sub>DLY</sub>     | 3                     |
| 0      | 1                     | 011          | Lag 4 t <sub>DLY</sub>     | 4                     |
| 0      | 1                     | 100          | Lag 5 t <sub>DLY</sub>     | 5                     |
| 0      | 1                     | 101          | Lag 6 t <sub>DLY</sub>     | 6                     |
| 0      | 1                     | 110          | Lag 7 t <sub>DLY</sub>     | 7                     |
| 0      | 1                     | 111          | Lag 8 t <sub>DLY</sub>     | 8                     |

#### Table 10-4. Delay Adjustment

Note: t<sub>DLY</sub> = Unit Delay Time = 250 ps (nominal). See the data sheet for the tolerance of this delay

#### Table 10-5. Frequency Limits

| Parameter                                   | Description                | Values, Ranges                        |
|---------------------------------------------|----------------------------|---------------------------------------|
| f <sub>IN</sub>                             | CLKI, CLKFB Frequency      | 33MHz ≤ f <sub>IN</sub> ≤ 420MHz      |
| fout                                        | CLKOP, CLKOS Frequency     | 33MHz ≤ f <sub>OUT</sub> ≤ 420MHz     |
| foutk                                       | CLKOK Frequency            | $258$ KHz $\leq f_{OUT} \leq 210$ MHz |
| f <sub>VCO</sub>                            | VCO Operating Frequency    | 420MHz ≤ f <sub>VCO</sub> ≤ 840MHz    |
| CLKI Divider                                | Input Clock Divider        | 1 to 12                               |
| CLKFB Divider                               | Feedback Clock Divider     | 1 to 12                               |
| CLKOP Divider                               | Output Clock Divider       | 2,4,6,8,,22, 24                       |
| CLKOK Divider                               | CLKOK Output Clock Divider | 2,4,6,8,,126,128                      |
| Maximum (N * V)                             | CLKFB_DIV * CLKOP_DIV      | 24                                    |
| f <sub>PFD</sub> (f <sub>IN</sub> / M) (Hz) | PFD input Frequency        | $33MHz \le f_{IN}/M \le 420MHz$       |

# Equations for Generating Input and Output Frequency Ranges

The values of  $f_{IN, f}_{OUT}$  and  $f_{VCO}$  are the absolute frequency ranges for the PLL. The values of  $f_{INMIN, f}_{INMAX, f}_{OUT-MIN}$  and  $f_{OUTMAX}$  are the calculated frequency ranges based on the divider settings. These calculated frequency ranges become the limits for the specific divider settings used in the design.

The divider names are abbreviated with legacy names as:

- CLKI DIVIDER:M
- CLKFB DIVIDER:N
- CLKOP DIVIDER:V
- CLKOK DIVIDER:K

for use in the equations below.

Please refer to Figure 10-1 for the discussion below.

## f<sub>VCO</sub> Constraint

| From the loop:<br>f <sub>OUT</sub> = f <sub>IN</sub> * (N/M)                                                                                                                                   | (1)          |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------|
| From the loop:<br>$f_{VCO} = f_{OUT} * V$                                                                                                                                                      | (2)          |
| Substitute (1) in (2) yields:<br>f <sub>VCO</sub> = f <sub>IN</sub> * (N/M) * V                                                                                                                | (3)          |
| Arrange (3):<br>f <sub>IN</sub> = (f <sub>VCO</sub> / (V*N))*M                                                                                                                                 | (4)          |
| From equation (4):<br>$f_{INMIN} = ((f_{VCOMIN} / (V^*N))^*M)$<br>$f_{INMAX} = (f_{VCOMAX} / (V^*N))^*M$                                                                                       | (5)<br>(6)   |
| f <sub>PFD</sub> Constraint                                                                                                                                                                    |              |
| From the loop:<br>$f_{PFD} = f_{IN} / M$<br>$f_{IN} = f_{PFD} * M$                                                                                                                             | (7)          |
| $f_{INMIN} = f_{PFDMIN} * M = 33 * M$                                                                                                                                                          | (8)          |
| Equation (5) becomes:<br>f <sub>INMIN</sub> = ((f <sub>VCOMIN</sub> / (V*N))*M, if below 33 * M round up to 33 * M                                                                             | (9)          |
| From the loop:<br>$f_{INMAX} = f_{PFDMAX} * M = 420 * M$                                                                                                                                       | (10)         |
| From the table, $f_{INMAX} = 420$                                                                                                                                                              |              |
| Equation (6) becomes:<br>f <sub>INMAX</sub> = (f <sub>VCOMAX</sub> / (V*N))*M, if above 420 round down to 420                                                                                  | (11)         |
| From equation (1):<br>f <sub>OUTMIN</sub> = f <sub>INMIN</sub> * (N/M), if below 33 * N round up to 33 * N<br>f <sub>OUTMAX</sub> = f <sub>INMAX</sub> * (N/M), if above 420 round down to 420 | (12)<br>(13) |
| $f_{OUTKMIN} = f_{OUTMIN} / K$<br>$f_{OUTKMAX} = f_{OUTMAX} / K$                                                                                                                               |              |

## Example

Assume:

 $f_{IN} = 40MHz, M = 2, N = 3, V = 5$ 

Then:

 $f_{OUT} = 40 * 3 / 2 = 60$ (within range)  $f_{VCO} = 60 * 5 = 300$ (out of range)  $f_{PED} = 40 / 2 = 20 \text{ or } 60 / 3 = 20$ (out of range)

Let's assume M =1. Then:

| (within range) |
|----------------|
| (out of range) |
| (within range) |
|                |

In this case, V=6 will satisfy all conditions.

# PLL Usage in Module Manager and HDL

## Including sysCLOCK PLLs in a Design

The sysCLOCK PLL capability can be accessed either through the Module Manager or directly instantiated in a design's source code. The following sections describe both methods.

## Module Manager Usage

The LatticeECP/EC PLL is fully supported in Module Manager in the ispLEVER software. The Module Manager allows the user to define the desired PLL using a simple, easy-to-use GUI. Following definition, a VHDL or Verilog module that instantiates the desired PLL is created. This module can be included directly in the user's design.

Figure 10-4 shows the main window when PLL is selected. The only entry required in this window is the module name. After entering the module name, clicking on "Customize" will open the "General Options" window as shown in Figure 10-5.

Figure 10-4. Module IP Manager Main Window

| 🛐 Module/IP Manager                                                                                               |                                                                                                                                         |                                                                                        |
|-------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------|
| . Éile View Help                                                                                                  |                                                                                                                                         |                                                                                        |
| Schematic/VHDL                                                                                                    | ▼   LFECP20E-5F672CE ▼   ? №?                                                                                                           |                                                                                        |
| Module     Arithmetic_Componer     Counter_Componer     EBR_Components     Special_Component     Storage_Componen | Device_Family       LATTICE-ECP         Macro_Type       Module         Category       Special_Components         Module_Name       PLL | Project Path:  Module Name:  Design Entry:  Schematic/VHDL  Device:  LFECP20E-5F672CES |
|                                                                                                                   | Customize                                                                                                                               | Help                                                                                   |
| Module/IP Manager is sta                                                                                          | rting                                                                                                                                   |                                                                                        |
| For Help, press F1                                                                                                |                                                                                                                                         | NUM                                                                                    |

#### **General Options Tab**

The General Options Tab provides the ability to define the following:

- Netlist format type: EDIF, VHDL or Verilog
- Synthesizer: Synplicity or Exemplar

Clicking 'Generate' creates a VHDL (module name.vhd) or Verilog (module name.v) file in the working directory that instantiates the core. At the same time a parameter file (module name.lpc) file is created in the working directory. The load parameters button can be used to reload configurations from previously created parameter files (\*.lpc files).

#### Figure 10-5. General Options Tab

| 74 Lattice FPGA Module PLL                                          |                                      | _ 🗆 🗙 |
|---------------------------------------------------------------------|--------------------------------------|-------|
|                                                                     | General Options \ Configuration \    |       |
| ehxplib<br>CLK0P<br>CLK0S<br>CLK0S<br>CLK0S<br>CLK0K<br>RST<br>LOCK | Select the netlist formats.          |       |
|                                                                     | Generate Load Parameters. Cancel Hel |       |

The General Options Tab also provides the ability to define the following:


- Bus expression style
- Bus ordering style
- Insertion of I/O Buffers in the netlist

These options are reserved for future use.

#### **Configuration Tab**

The Configuration Tab lists all user accessible attributes. Default values are set initially. Figure 10-6 shows the Configuration Tab. The 'Generate' and 'Load parameters' buttons operate in same way as in the General Options Tab.

#### Figure 10-6. Configuration Tab



## **Direct Instantiation Into Source Code**

If desired, the Module Manager can be bypassed and the sysCLOCK PLL instantiated directly in the source code. Appendix A provides examples of source code generated by the Module Manager. These examples can be used as templates for directly instantiating the sysCLOCK PLL in the source code.

# **Technical Support Assistance**

Hotline: 1-800-LATTICE (North America)

+1-408-826-6002 (Outside North America)

- e-mail: techsupport@latticesemi.com
- Internet: <u>www.latticesemi.com</u>

# Appendix A. Source Code Examples Generated by Module Manager EPLLB Module (Verilog)

`timescale 1 ns / 100 ps
module epll ( CLKI, CLKFB, CLKOP, LOCK);

```
input CLKI;
input CLKFB;
output CLKOP;
output LOCK;
defparam PllInst0.FIN = "33";
defparam PllInst0.CLKI_DIV = "1";
defparam PllInst0.CLKOP_DIV = "16";
defparam PllInst0.CLKFB_DIV = "2";
defparam PllInst0.CLKFB_DIV = "2";
defparam PllInst0.FDEL = "-5";
defparam PllInst0.WAKE_ON_LOCK = "OFF";
EPLLB PllInst0(.LOCK(LOCK), .CLKOP(CLKOP), .CLKFB(CLKFB), .CLKI(CLKI));
```

endmodule

## **EPLLB Module (VHDL)**

```
--VHDL netlist generated by scuba
--timeStamp 2004 5 06 10 59 34
USE STD.TEXTIO.ALL;
Library IEEE, EC;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_arith.ALL;
USE EC.COMPONENTS.ALL;
USE WORK.ALL;
ENTITY epll IS
       PORT (
                                  std_logic;
       CLKI
                           :IN
       CLKFB
                           :IN
                                  std_logic;
       CLKOP
                           :OUT
                                  std_logic;
       LOCK
                           :OUT
                                  std_logic);
END epll;
ARCHITECTURE V OF epll IS
 COMPONENT EPLLB
       GENERIC (
       FIN : string := "33";
       CLKI_DIV : string := "1";
       CLKOP_DIV : string := "12";
       CLKFB_DIV : string := "2";
       FDEL : string := "0";
       WAKE_ON_LOCK : string := "ON");
       PORT (
                           IN
       CLKI
                                  std_logic;
       CLKFB
                            :IN
                                  std_logic;
                           :OUT std_logic;
       CLKOP
                            :OUT std_logic);
       LOCK
 END COMPONENT;
```

BEGIN

```
PllInst0: EPLLB
   GENERIC MAP (
   FIN => "33",
   CLKI_DIV => "1",
   CLKOP DIV => 12'',
   CLKFB_DIV => "2",
   FDEL => "0",
   WAKE ON LOCK => "ON")
   PORT MAP (
   LOCK
                         => LOCK,
    CLKOP
                         => CLKOP,
    CLKFB
                        => CLKFB,
    CLKI
                        => CLKI);
```

END V;

## **EHXPLLB Module (Verilog)**

input CLKI, CLKFB, RST, DDAMODE, DDAIZR, DDAILAG, DDAIDEL0, DDAIDEL1, DDAIDEL2; output CLKOP, CLKOS, CLKOK, LOCK, DDAOZR, DDAOLAG, DDAODEL0, DDAODEL1, DDAODEL2;

```
defparam PllInst0.FIN = "100";
defparam PllInst0.CLKI_DIV = "1";
defparam PllInst0.CLKOP_DIV = "2";
defparam PllInst0.CLKFB_DIV = "1";
defparam PllInst0.FDEL = "0";
defparam PllInst0.WAKE_ON_LOCK = "OFF";
defparam PllInst0.CLKOK_DIV = "2";
defparam PllInst0.PHASEADJ = "270";
defparam PllInst0.DUTY = "4";
defparam PllInst0.DELAY_CNTL = "STATIC";
```

EHXPLLB PllInst0(.DDAODEL2(DDAODEL2), .DDAODEL1(DDAODEL1), .DDAODEL0(DDAODEL0), .DDAOLAG(DDAOLAG), .DDAOZR(DDAOZR), .LOCK(LOCK), .CLKOK(CLKOK), .CLKOS(CLKOS), .CLKOP(CLKOP), .DDAIDEL2(DDAIDEL2), .DDAIDEL1(DDAIDEL1), .DDAIDEL0(DDAIDEL0), .DDAILAG(DDAILAG), .DDAIZR(DDAIZR), .DDAMODE(DDAMODE), .RST(RST), .CLKFB(CLKFB), .CLKI(CLKI));

endmodule

## **EHXPLLB Module (VHDL)**

--VHDL netlist generated by scuba --timeStamp 2004 3 24 11 14 21 USE STD.TEXTIO.ALL; Library IEEE, EC; USE IEEE.std\_logic\_1164.ALL; USE IEEE.std\_logic\_arith.ALL; USE EC.COMPONENTS.ALL; USE WORK.ALL; ENTITY ehxpllb\_top IS

| PORT                                                        | (                                                   |       |       |            |  |
|-------------------------------------------------------------|-----------------------------------------------------|-------|-------|------------|--|
| CLKI                                                        |                                                     | :IN   | std l | oqic;      |  |
| CLKFI                                                       | 3                                                   | :IN   | std_l |            |  |
| RST                                                         |                                                     | :IN   | std_l |            |  |
| DDAMO                                                       | DDE                                                 | :IN   |       | -          |  |
| DDAI                                                        | ZR                                                  | :IN   | std_l |            |  |
| DDAII                                                       | LAG                                                 | :IN   | std_l | ogic;      |  |
| DDAII                                                       | DELO                                                | :IN   | std_l |            |  |
| DDAII                                                       | DEL1                                                | :IN   | std_l | ogic;      |  |
| DDAII                                                       | DEL2                                                | :IN   | std_l | ogic;      |  |
| CLKOI                                                       | ?                                                   | :OUT  | std_l | ogic;      |  |
| CLKOS                                                       | 5                                                   | :OUT  | std_l | ogic;      |  |
| CLKOP                                                       | ζ                                                   | :OUT  | std_l | ogic;      |  |
| LOCK                                                        |                                                     | :OUT  | std_l | ogic;      |  |
| DDAO2                                                       | ZR                                                  | :OUT  | std_l | ogic;      |  |
| DDAOI                                                       | LAG                                                 | :OUT  | std_l |            |  |
| DDAOI                                                       | DELO                                                | :OUT  | std_l | ogic;      |  |
| DDAOI                                                       | DEL1                                                | :OUT  | std_l | ogic;      |  |
| DDAOI                                                       | DEL2                                                | :OUT  | std_l | ogic);     |  |
|                                                             | V OF ehxpllb_t                                      | op IS |       |            |  |
| COMPONENT I<br>GENEI                                        |                                                     |       |       |            |  |
| GENER                                                       | - (                                                 | ·     | 00".  |            |  |
| <pre>FIN : string := "100"; CLKI_DIV : string := "1";</pre> |                                                     |       |       |            |  |
| CLKOP_DIV : string := "1";                                  |                                                     |       |       |            |  |
| CLKFB_DIV : string := "1";                                  |                                                     |       |       |            |  |
|                                                             |                                                     |       |       |            |  |
|                                                             | FDEL : string := "O";<br>CLKOK_DIV : string := "2"; |       |       |            |  |
|                                                             | PHASEADJ : st                                       |       |       |            |  |
|                                                             | DUTY : string                                       |       |       |            |  |
|                                                             | DELAY_CNTL :                                        |       |       | TATIC";    |  |
|                                                             | WAKE_ON_LOCK                                        |       |       |            |  |
| PORT                                                        |                                                     |       | 2     | ,          |  |
|                                                             | CLKI                                                |       | :IN   | std_logic; |  |
|                                                             | CLKFB                                               |       | IN    | std_logic; |  |
|                                                             | RST                                                 |       | IN    | std_logic; |  |
|                                                             | DDAMODE                                             |       | IN    | std_logic; |  |
|                                                             | DDAIZR                                              |       | IN    | std_logic; |  |
|                                                             | DDAILAG                                             |       | IN    | std_logic; |  |
|                                                             | ס זיזרד גרור                                        |       | • T.N | atd logia: |  |

| oma b    |      | 200 <u>4</u> 20 <u>9</u> 207 |
|----------|------|------------------------------|
| RST      | :IN  | <pre>std_logic;</pre>        |
| DDAMODE  | :IN  | <pre>std_logic;</pre>        |
| DDAIZR   | :IN  | <pre>std_logic;</pre>        |
| DDAILAG  | :IN  | <pre>std_logic;</pre>        |
| DDAIDEL0 | :IN  | <pre>std_logic;</pre>        |
| DDAIDEL1 | :IN  | <pre>std_logic;</pre>        |
| DDAIDEL2 | :IN  | <pre>std_logic;</pre>        |
| CLKOP    | :OUT | <pre>std_logic;</pre>        |
| CLKOS    | :OUT | <pre>std_logic;</pre>        |
| CLKOK    | :OUT | <pre>std_logic;</pre>        |
| LOCK     | :OUT | <pre>std_logic;</pre>        |
| DDAOZR   | :OUT | <pre>std_logic;</pre>        |
| DDAOLAG  | :OUT | <pre>std_logic;</pre>        |
| DDAODEL0 | :OUT | <pre>std_logic;</pre>        |
| DDAODEL1 | :OUT | <pre>std_logic;</pre>        |
| DDAODEL2 | :OUT | <pre>std_logic);</pre>       |
|          |      |                              |

END COMPONENT;

BEGIN

```
PllInst0: EHXPLLB
    GENERIC MAP (
        FIN => "100",
           CLKI_DIV => "1",
           CLKOP_DIV => "1",
           CLKFB_DIV => "1",
           FDEL => "0",
           WAKE ON LOCK => "OFF",
           CLKOK_DIV => "2",
           PHASEADJ => "0",
           DUTY => 4'',
           DELAY_CNTL => "STATIC")
    PORT MAP (
           DDAODEL2 => DDAODEL2,
DDAODEL1 => DDAODEL1,
DDAODEL0 => DDAODEL0,
           DDAOLAG
                                => DDAOLAG,
           DDAOZR
                                => DDAOZR,
           LOCK
                                => LOCK,
           CLKOK
                                => CLKOK,
           CLKOK
CLKOS
CLKOP
                               => CLKOS,
           CLROS=>CLROS,CLKOP=>CLKOP,DDAIDEL2=>DDAIDEL2,DDAIDEL1=>DDAIDEL1,DDAIDEL0=>DDAIDEL0,DDAILAG=>DDAILAG,DDAIZR=>DDAIZR.
                                => DDAIZR,
           DDAIZR
           DDAMODE
                           => DDAMODE,
           RST
                            к51',
=> CLKFB,
                                => RST,
           CLKFB
           CLKI
                                => CLKI);
```

END V;

# Appendix B. A Complete Project Example with Test Bench for Modelsim in VHDL

## **Top Module**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
-- synthesis translate_off
library ec;
use ec.all;
-- synthesis translate_on
entity plltest is
      port (
                       in std_logic;
              sysrst
              sysclk
                            :in std_logic;
                          :out std_logic;
              clklock
              clkout
                            :out std_logic;
              pllreg
                            :out std_logic_vector(15 downto 0)
              );
end;
architecture behave of plltest is
component spll
       PORT (
                            :IN std_logic;
              CLKI
                            :IN std_logic;
              CLKFB
                            :OUT std_logic;
              CLKOP
              LOCK
                            :OUT std_logic);
END component;
signal pllclk: std_logic;
signal pllreg_int : std_logic_vector(15 downto 0);
begin
PLLInst0: spll
port map (
CLKI
        => sysclk,
       CLKFB => pllclk,
                   => pllclk,
        CLKOP
        LOCK
                   => clklock
        );
clkout <= pllclk;</pre>
pllinst1: process(pllclk, sysrst)
      begin
              if (sysrst = '0') then
                     pllreg_int <= (others => `0');
              elsif rising_edge(pllclk) then
                     pllreg_int <= pllreg_int + 1;</pre>
              end if;
       end process;
       pllreg <= pllreg_int;</pre>
end behave;
```

## **PLL Module**

```
--VHDL netlist generated by scuba
--timeStamp 2004 3 31 10 54 03
USE STD.TEXTIO.ALL;
Library IEEE, EC;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_arith.ALL;
USE EC.COMPONENTS.ALL;
USE WORK.ALL;
ENTITY spll IS
       PORT (
                         :IN std_logic;
       CLKI
                         :IN
       CLKFB
                                  std_logic;
                          :OUT std_logic;
       CLKOP
       LOCK
                          :OUT
                                  std_logic);
END spll;
ARCHITECTURE V OF spll IS
 COMPONENT EPLLB
       GENERIC (
       FIN : string := "50";
       CLKI_DIV : string := "1";
       CLKOP_DIV : string := "3";
       CLKFB_DIV : string := "5";
       FDEL : string := "0";
       WAKE_ON_LOCK : string := "OFF");
       PORT (
       CLKI
                          IN
                                  std_logic;
                        :IN std_logic;
:OUT std_logic;
       CLKFB
       CLKOP
                          :OUT std_logic);
       LOCK
 END COMPONENT;
BEGIN
   PllInst0: EPLLB
       GENERIC MAP (
       FIN => "50",
       CLKI_DIV => "1",
       CLKOP_DIV => "3",
       CLKFB DIV => 5'',
       FDEL => 0'',
       WAKE_ON_LOCK => "OFF")
       PORT MAP (
       LOCK
                            => LOCK,
       CLKOP
                            => CLKOP,
       CLKFB
                           => CLKFB,
       CLKI
                            => CLKI);
```

```
END V;
```

### **Test Bench**

```
-- VHDL Test Bench Created from source file plltest.vhd -- 03/31/04 10:24:18
-- Notes:
-- 1) This testbench template has been automatically generated using types
-- std logic and std logic vector for the ports of the unit under test.
-- Lattice recommends that these types always be used for the top-level
-- I/O of a design in order to guarantee that the testbench will bind
-- correctly to the timing (post-route) simulation model.
-- 2) To use this template as your testbench, change the filename to any
-- name of your choice with the extension .vhd, and use the "source->import"
-- menu in the ispLEVER Project Navigator to import the testbench.
-- Then edit the user defined section below, adding code to generate the
-- stimulus for your design.
___
LIBRARY ieee;
LIBRARY generics;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric std.ALL;
USE generics.components.ALL;
ENTITY plltest_tb IS
END plltest_tb;
ARCHITECTURE behavior OF plltest_tb IS
COMPONENT plltest
PORT(
       sysrst: in std_logic;
       sysclk : IN std_logic;
       clklock: out std_logic ;
       clkout : out std_logic;
       pllreg:out std_logic_vector(15 downto 0)
       );
END COMPONENT;
signal sysrst : std_logic := `0';
SIGNAL sysclk : std_logic := `0';
SIGNAL clklock : std_logic;
SIGNAL clkout: std_logic;
signal pllcnt:std_logic_vector(15 downto 0);
constant clk_cyc0 : time := 30 ns;
BEGIN
sysclk <= not sysclk after clk_cyc0/2;</pre>
uut: plltest PORT MAP(
       sysrst => sysrst,
       sysclk => sysclk,
       clklock => clklock,
       clkout => clkout,
       pllreg => pllcnt
);
```

```
-- *** Test Bench - User Defined Section ***
tb : PROCESS
BEGIN
    wait for 10 ns;
    sysrst <= `1';
    wait; -- will wait forever
END PROCESS;
-- *** End Test Bench - User Defined Section ***</pre>
```

END;



# LatticeECP-DSP sysDSP Usage Guide

June 2004

Technical Note TN1057

## Introduction

This technical note discusses how to access the features of the LatticeECP<sup>™</sup>-DSP sysDSP<sup>™</sup> (Digital Signal Processing) Block described in the LatticeECP/EC Family data sheet. Designs targeting the sysDSP Block offer significant improvement over traditional LUT-based implementations. Table 11-1 provides an example of the performance and area benefits of this approach.

Table 11-1. sysDSP Block vs. LUT-based Multipliers


|                  |                           | LatticeECP LFECP20E-5<br>Uses One DSP Block |      | 5 LatticeEC LFEC20E-5<br>Uses LUTs |      |
|------------------|---------------------------|---------------------------------------------|------|------------------------------------|------|
| Multiplier Width | Register Pipelining       | f <sub>MAX</sub>                            | LUTs | f <sub>MAX</sub>                   | LUTs |
| 9x9              | Input, Multiplier, Output | 235                                         | 0    | 76                                 | 174  |
| 18x18            | Input, Multiplier, Output | 211                                         | 0    | 50                                 | 608  |
| 36x36            | Input, Multiplier, Output | 177                                         | 0    | 35                                 | 2225 |

# sysDSP Block Hardware

## Overview

The sysDSP Blocks are located in a row at the center of the LatticeECP-DSP device. A sysDSP Block block diagram is shown in Figure 11-1.

Figure 11-1. LatticeECP sysDSP Block Diagram



Note: Each sysDSP Block spans eight columns of PFUs.

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

sysDSP Blocks have three operating modes:

#### 36x36 Mode

• One 36x36 multiplier

#### 18x18 Mode

- Four Multipliers
- Two 52-bit MACs
- Two sums of two 18x18 multipliers each
- One sum of four 18x18 multipliers

#### 9x9 Mode

- Eight Multipliers
- Two 34-bit MACs
- Four sums of two 9x9 multipliers each
- Two sums of four 9x9 multipliers each

# sysDSP Block Software

## Overview

The sysDSP Block of the LatticeECP-DSP device can be targeted in a number of ways.

- The Module/IP Manager in the Lattice ispLEVER<sup>®</sup> design tools allows the rapid creation of modules implementing sysDSP elements. These modules can then be used in HDL designs as appropriate.
- The coding of certain functions into a design's HDL allows the synthesis tools to inference the use of a sys-DSP Block.
- The implementation of designs in Mathwork's Simulink tool using a Lattice Block set. The ispLEVER sys-DSP portion of the ispLEVER tools then converts these blocks into HDL as appropriate.
- Instantiation of sysDSP primitives directly in the source code.

## Targeting the sysDSP Block Using the Module/IP Manager

The Module/IP Manager allows you to graphically specify sysDSP elements. Once the element is specified, an HDL file is generated which can be instantiated in a design. The Module/IP Manager allows users to configure all ports and set all available parameters. The following show modules which target the sysDSP Block. For design examples using the Module Manager, refer to EXAMPLES in your ispLEVER software. From the Project Navigator pull-down menu, go to File -> Open Example). The following four element types can be specified via the Module Manager:

- MULT (Multiplier)
- MAC (Multiplier Accumulate)
- MULTADD (Multiplier Add/Subtract)
- MULTADDSUM (Multiply Add/Subtract and SUM)

#### **MULT Module**

The MULT Module configures elements to be packed into the sysDSP primitives. The Basic mode screen illustrated in Figure 11-2 consists of one clock (optional), one clock enable and one reset tied to all registers. Using the multiplier you can span multiple sysDSP Blocks. The SRI and SRO ports can only be enabled if inputs are less than 18 bits. The Advanced mode screen, illustrated in Figure 11-3, allows finer control over the register. In the Advanced mode you can control each register with independent clocks, clock enables and resets.

#### Figure 11-2. MULT Mode Basic Set-up

| Multiplicand(0.8)       Image: Construction of the DSPMULT block         Multiplicand bit size (3)       Image: Construction of the DSPMULT block         Multiplicand bit size (3)       Image: Construction of the DSPMULT block         Multiplicand bit size (3)       Image: Construction of the DSPMULT block         Multiplicand bit size (3)       Image: Construction of the DSPMULT block         Multiplicand bit size (3)       Image: Construction of the DSPMULT block         Multiplicand bit size (3)       Image: Construction of the DSPMULT block         Multiplicand bit size (3)       Image: Construction of the DSPMULT block         CLK       Image: Construction of the DSPMULT block         CLK       Image: Construction of the DSPMULT block         Select Shift for Data       Select Shift Out A         Select Shift Out A       Select Shift Out B         Select Pipelining       Image: Construction of the DSPMULT block         Image: Duty Big       Image: Construction of the DSPMULT block | % Lattice FPGA Module MULT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Multiplicand(0:8)<br>Shift Out A<br>Multiplier<br>Multiplier(0:8)<br>Shift Out B<br>CLK<br>CE<br>RST<br>Signed<br>To Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Multiplier<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17]<br>Dutput[0:17] | General Options \ Basic \ Advanced \<br>Size of the DSPMULT block<br>Multiplicand bit size 9<br>Multiplier bit size 9<br>Product bit size 18<br>Select Shift for Data<br>Select Shift for Data<br>Select Shift In for Multiplicand A Select Shift In for Multiplier B<br>Select Shift Out A Select Shift Out B<br>Select Pipelining<br>Proble Input Registers RST on all registers<br>Enable Pipeline Registers<br>CE on all registers<br>Enable Output Register |

Figure 11-3. MULT Mode Advanced Set-up

| % Lattice FPGA Module MULT                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                         | _ 🗆 🗙 |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Multiplicand[0.8]       MULT         Multiplicand[0.8]       Multiplier         Shift Out A       Multiplier         Multiplier[0:8]       Output[0:17]         Shift Out B       Shift Out B         CLK       CLK         RST       Signed         Signed       To Multiplier         In Reg       Pipe Reg         Out Reg       Out Reg | General Options & Basic <sup>1</sup> Advanced<br>Select Pipelining Clock Clock Enable Reset<br>Enable Input Register A CLK0 CEO RSTO<br>Enable Pipeline Register CLK0 CEO RSTO<br>Enable Output Register CLK0 CEO RSTO<br>Enable Output Register CLK0 CEO RSTO<br>Enable Output Register CLK0 CEO RSTO<br>CLK0 CEO RSTO |       |
|                                                                                                                                                                                                                                                                                                                                             | Generate Load Parameters Cancel Help                                                                                                                                                                                                                                                                                    |       |

#### MAC Module

The MAC Module configures multiply accumulate elements to be packed into the primitives. The Basic mode, shown in Figure 11-4, consists of one clock (optional), one clock enable and one reset tied to all registers. Because of the Accumulator, the output register is automatically enabled. The SRI and SRO ports can only be enabled if inputs are less than 18 bits. The Accumsload loads the accumulator with the value from the multiplier. This is required to initialize and load the first value of the accumulation. The Advanced mode, shown in Figure 11-5, allows finer control over the registers. In the Advanced mode you can control each register with independent clocks, clock enables and resets.



| % Lattice FPGA Module MAC                                                                                                              |                                                                                                                                                                                                                                                                              |
|----------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MAC<br>Multiplicand[0:8]<br>Shift Out A<br>Multiplier<br>Multiplier<br>Accum Dutput[0:33]<br>Multiplier[0:8]<br>Multiplier[0:8]<br>MAC | General Options <sup>1</sup> Basic <sup>1</sup> Advanced <sup>1</sup><br>Size of the DSPMAC block<br>Multiplicand bit size <u>3</u><br>Multiplier bit size <u>3</u><br>Accumilator bit size <u>34</u><br>Select Shift In for Multiplicand A Select Shift In for Multiplier B |
| Shift Dut B                                                                                                                            | Select Shift Out A                                                                                                                                                                                                                                                           |
| CLK                                                                                                                                    | Select Pipelining                                                                                                                                                                                                                                                            |
| Dut Reg                                                                                                                                | Generate Load Parameters Cancel Help                                                                                                                                                                                                                                         |

Figure 11-5. MAC Mode Advanced Set-up

| % Lattice FPGA Module MAC                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | _ 🗆 🗡 |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| Klattice FPGA Module MAC       Multiplicand[0.8]       Shift Out A       Multiplier       Shift Out A       Multiplier       Multiplier       Shift Out A       CLK       CLK | General Options \ Basic \ Advanced \         Select Pipelining         Clock       Clock Enable         Reset         Enable Input Register A         CLK0       CE0         Enable Pipeline Register         Enable Pipeline Register         Enable Output Register         Enable Output Register         Enable Addsub Input Register         Enable Addsub Pipeline Register         Enable Accumulator Input Register         Enable Accumulator Pipeline Register |       |
| RST                                                                                                                                                                           | Generate Load Parameters Cancel Help                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |       |

#### MULTADD Module

The MULTADD GUI configures Multiplier Addition/Subtraction elements to be packed into the primitives MULT18X18ADDSUB or MULT9X9ADDSUB. The Basic mode, shown in Figure 11-6, consists of one clock (optional), one clock enable and one reset tied to all registers. Using the MULTADD you can span multiple sysDSP Blocks. The SRI and SRO ports can only be enabled if inputs are less than 18 bits. The Advanced mode, shown in Figure 11-7, provides finer control over the registers. In the Advanced mode you can control each register with independent clocks, clock enables and resets.








Figure 11-7. MULTADD Mode Advanced Set-up



#### MULTADDSUM Module

The MULTADDSUM GUI configures Multiplier Addition/Subtraction Addition elements to be packed into the primitives MULT18X18ADDSUBSUM or MULT9X9ADDSUBSUM. The Basic mode, shown in Figure 11-8, consists of one clock (optional), one clock enable and one reset tied to all registers. Using the MULTADDSUM you can span multiple sysDSP Blocks. The SRI and SRO ports can only be enabled if inputs are less than 18 bits. The Advanced mode, shown in Figure 11-9, provides finer control over the registers. In the Advanced mode you can control each register with independent clocks, clock enables and resets.











Figure 11-10. MULTADDSUM Mode Advance 2 Set-up



## Targeting the sysDSP Block Using by Inference


The Inferencing flow enables the design tools to infer sysDSP Blocks from a HDL design. It is important to note that when using the Inferencing flow; unless the code style matches the sysDSP Block results will not be optimal results. Consider the following example:

```
// This will be mapped into single MULT9X9MAC with the output register enabled
module mult_acc (dataout, dataax, dataay, clk);
    output [16:0] dataout;
    input [7:0] dataax, dataay;
    input clk;
    reg [16:0] dataout;

    wire [15:0] multa = dataax * dataay; // 9x9 Multiplier
    wire [16:0] adder_out;
    assign adder_out = multa + dataout; // Accumulator
    always @(posedge clk)
    begin
        dataout <= adder_out; // Output Register of the Accumulator
    end
endmodule</pre>
```


The above RTL will infer the following block diagram.

#### Figure 11-11. MULT9X9MAC Block Diagram



As you can see, this block diagram can be mapped directly into the sysDSP primitives If we were to add a test point between the multiplier and the accumulator, or two output registers, the code could not be mapped into a MULT9X9MAC of a sysDSP Block. So options you could include in the design would be input registers, pipeline registers, etc. For more inferring design examples refer to EXAMPLES in your ispLEVER software.





## Targeting the sysDSP Block using Simulink

#### Simulink Overview

Simulink is a graphical add-on (similar to schematic entry) for Matlab, which is produced by Mathworks. For more information refer to the Simulink web site at <u>www.mathworks.com/products/simulink/</u>.

#### Why is Simulink Used?

- · Simulink allows users to create algorithms using floating point numbers
- It helps users convert floating point algorithms into fixed point algorithms

#### How Does Simulink Fit into the Normal ispLEVER Design Flow?

Once you have converted have your algorithm working in fixed point you can use the Lattice ispGENERATOR Block to create HDL files, which can be instantiated in your HDL design. Currently there is only support for VHDL.

#### What Does Lattice Provide?

Lattice provides a library of blocks for the Simulink tool, which include multipliers, adders, registers and other standard building blocks. Besides the basic building blocks there are a couple of unique Lattice blocks.


#### Gateways In and Out

Everything between Gateways In and Out represents HDL code. Everything before a Gateway In is the stimulus your test bench. Everything after a Gateway Out are the signals you will be monitoring in your test bench. Figure 11-13 is an example.

#### ispGENERATOR

The ispGENERATOR block is used to convert fixed point Simulink design into HDL files which can be instantiated in your HDL design. The ispGENERATOR Block is identified by the Lattice logo and can be seen in Figure 21.

#### Figure 11-13. Simulink Design



## Targeting the sysDSP Block by Instantiating Primitives

You can target the sysDSP Block by instantiating the sysDSP Block primitives into your design. The advantage of instantiating primitives is that it gives you access to all ports and set all available parameters. The disadvantage of this flow is that all this customization comes at a cost of extra coding for the user. Appendix A details the syntax for the sysDSP Block primitives.

# sysDSP Blocks in the Report File

To check configuration of the sysDSP Blocks in your design, look at the MAP and Post PAR report files. The MAP Report File shows the mapped sysDSP components/primitives in your design. The POST PAR Report File shows the number of components in each sysDSP Block. The following gives an example of the sysDSP section from each of the Report Files.

# **MAP Report File**

Number Of Mapped DSP Components:

| MULT36X36          | 0 |
|--------------------|---|
| MULT18X18          | 1 |
| MULT18X18MAC       | 0 |
| MULT18X18ADDSUB    | 0 |
| MULT18X18ADDSUBSUM | 0 |
| MULT9X9            | 0 |
| MULT9X9MAC         | 0 |
| MULT9X9ADDSUB      | 0 |
| MULT9X9ADDSUBSUM   | 0 |
|                    |   |

# **Post PAR Report File**

DSP Utilization Summary:

| DSP Block #:            | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|-------------------------|---|---|---|---|---|---|---|
| # of MULT36X36          |   |   |   |   |   |   |   |
| # of MULT18X18          | 1 |   |   |   |   |   |   |
| # of MULT18X18MAC       |   |   |   |   |   |   |   |
| # of MULT18X18ADDSUB    |   |   |   |   |   |   |   |
| # of MULT18X18ADDSUBSUM |   |   |   |   |   |   |   |
| # of MULT9X9            |   |   |   |   |   |   |   |
| # of MULT9X9MAC         |   |   |   |   |   |   |   |
| # of MULT9X9ADDSUB      |   |   |   |   |   |   |   |
| # of MULT9X9ADDSUBSUM   |   |   |   |   |   |   |   |

# **Technical Support Assistance**

- Hotline: 1-800-LATTICE (North America) +1-408-826-6002 (Outside North America)
- e-mail: techsupport@latticesemi.com
- Internet: <u>www.latticesemi.com</u>

# **Appendix A. DSP Block Primitives**

## **MULT36X36** Primitive

```
MULT36X36(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,
A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, A17,
A18, A19, A20, A21, A22, A23, A24, A25, A26, A27, A28, A29, A30, A31, A32, A33, A34, A35,
B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17,
B18, B19, B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35,
P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, P11, P12, P13, P14, P15, P16, P17,
P18, P19, P20, P21, P22, P23, P24, P25, P26, P27, P28, P29, P30, P31, P32, P33, P34, P35,
P36, P37, P38, P39, P40, P41, P42, P43, P44, P45, P46, P47, P48, P49, P50, P51, P52, P53,
P54, P55, P56, P57, P58, P59, P60, P61, P62, P63, P64, P65, P66, P67, P68, P69, P70, P71) is black-box
property REG_INPUTA_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTA_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTB_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_PIPELINE_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE_RST {"RST0","RST1","RST2","RST3"};
property REG_OUTPUT_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_OUTPUT_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST {"RST0","RST1","RST2","RST3"};
property GSR {"ENABLED", "DISABLED"};
```

# MULT18X18 Primitive

```
MULT18X18(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,
A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, A17,
B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,B13,B14,B15,B16,B17,
SRIA0, SRIA1, SRIA2, SRIA3, SRIA4, SRIA5, SRIA6, SRIA7, SRIA8, SRIA9, SRIA10, SRIA11, SRIA12, SRIA13, SRIA14, SRIA1
5, SRIA16, SRIA17,
SRIB0, SRIB1, SRIB2, SRIB3, SRIB4, SRIB5, SRIB6, SRIB7, SRIB8, SRIB9, SRIB10, SRIB11, SRIB12, SRIB13, SRIB14, SRIB1
5, SRIB16, SRIB17,
SROA0, SROA1, SROA2, SROA3, SROA4, SROA5, SROA6, SROA7, SROA8, SROA9, SROA10, SROA11, SROA12, SROA13, SROA14, SROA1
5, SROA16, SROA17,
SROB0, SROB1, SROB2, SROB3, SROB4, SROB5, SROB6, SROB7, SROB8, SROB9, SROB10, SROB11, SROB12, SROB13, SROB14, SROB1
5, SROB16, SROB17,
P0, P1, P2, P3, P4, P5, P6, P7, P8, P9, P10, P11, P12, P13, P14, P15, P16, P17,
P18,P19,P20,P21,P22,P23,P24,P25,P26,P27,P28,P29,P30,P31,P32,P33,P34,P35) is black-box
{
property REG_INPUTA_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTA_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_OUTPUT_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
```

```
property REG_OUTPUT_CE { "CEO", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST { "RSTO", "RST1", "RST2", "RST3" };
property REG_SIGNEDAB_0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_0_CE { "CEO", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST { "RST0", "RST1", "RST2", "RST3" };
property REG_SIGNEDAB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST { "RST0", "RST1", "RST2", "RST3" };
property REG_SIGNEDAB_1_RST { "RST0", "RST1", "RST2", "RST3" };
property SHIFT_IN_A { "FALSE", "TRUE" };
property SHIFT_IN_B { "FALSE", "TRUE" };
property GSR { "ENABLED", "DISABLED" };
```

#### **MULT18X18MAC Primitive**

```
MULT18X18MAC(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,ADDNSUB,ACCUMSLOAD,
A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, A17,
B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17,
SRIAO, SRIA1, SRIA2, SRIA3, SRIA4, SRIA5, SRIA6, SRIA7, SRIA8,
SRIA9, SRIA10, SRIA11, SRIA12, SRIA13, SRIA14, SRIA15, SRIA16, SRIA17,
SRIB0, SRIB1, SRIB2, SRIB3, SRIB4, SRIB5, SRIB6, SRIB7, SRIB8,
SRIB9, SRIB10, SRIB11, SRIB12, SRIB13, SRIB14, SRIB15, SRIB16, SRIB17,
SROA0, SROA1, SROA2, SROA3, SROA4, SROA5, SROA6, SROA7, SROA8,
SROA9, SROA10, SROA11, SROA12, SROA13, SROA14, SROA15, SROA16, SROA17,
SROB0, SROB1, SROB2, SROB3, SROB4, SROB5, SROB6, SROB7, SROB8,
SROB9, SROB10, SROB11, SROB12, SROB13, SROB14, SROB15, SROB16, SROB17,
ACCUM0, ACCUM1, ACCUM2, ACCUM3, ACCUM4, ACCUM5, ACCUM6, ACCUM7, ACCUM8,
ACCUM9, ACCUM10, ACCUM11, ACCUM12, ACCUM13, ACCUM14, ACCUM15, ACCUM16, ACCUM17,
ACCUM18, ACCUM19, ACCUM20, ACCUM21, ACCUM22, ACCUM23, ACCUM24, ACCUM25, ACCUM26,
ACCUM27, ACCUM28, ACCUM29, ACCUM30, ACCUM31, ACCUM32, ACCUM33, ACCUM34, ACCUM35,
ACCUM36, ACCUM37, ACCUM38, ACCUM39, ACCUM40, ACCUM41, ACCUM42, ACCUM43, ACCUM44,
ACCUM45, ACCUM46, ACCUM47, ACCUM48, ACCUM49, ACCUM50, ACCUM51, OVERFLOW) is black-box
{
property REG_INPUTA_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_INPUTA_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTA_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTB_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE_RST {"RST0","RST1","RST2","RST3"};
property REG_OUTPUT_CLK { "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_OUTPUT_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_1_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB_0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB_0_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_ADDNSUB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB_1_CE {"CE0","CE1","CE2","CE3"};
property REG_ADDNSUB_1_RST {"RST0","RST1","RST2","RST3"};
property REG_ACCUMSLOAD_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ACCUMSLOAD_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ACCUMSLOAD_0_RST { "RST0", "RST1", "RST2", "RST3" };
```

```
property REG_ACCUMSLOAD_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ACCUMSLOAD_1_CE { "CE0", "CE1", "CE2", "CE3"};
property REG_ACCUMSLOAD_1_RST { "RST0", "RST1", "RST2", "RST3"};
property SHIFT_IN_A { "FALSE", "TRUE"};
property SHIFT_IN_B { "FALSE", "TRUE"};
property GSR { "ENABLED", "DISABLED"};
```

#### MULT18X18ADDSUB Primitive

```
MULT18X18ADDSUB(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,ADDNSUB,
A00, A01, A02, A03, A04, A05, A06, A07, A08, A09, A010, A011, A012, A013, A014, A015, A016, A017,
A10,A11,A12,A13,A14,A15,A16,A17,A18,A19,A110,A111,A112,A113,A114,A115,A116,A117,
B00, B01, B02, B03, B04, B05, B06, B07, B08, B09, B010, B011, B012, B013, B014, B015, B016, B017,
B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B110, B111, B112, B113, B114, B115, B116, B117,
SRIAO, SRIA1, SRIA2, SRIA3, SRIA4, SRIA5, SRIA6, SRIA7, SRIA8,
SRIA9, SRIA10, SRIA11, SRIA12, SRIA13, SRIA14, SRIA15, SRIA16, SRIA17,
SRIB0, SRIB1, SRIB2, SRIB3, SRIB4, SRIB5, SRIB6, SRIB7, SRIB8,
SRIB9, SRIB10, SRIB11, SRIB12, SRIB13, SRIB14, SRIB15, SRIB16, SRIB17,
SROA0, SROA1, SROA2, SROA3, SROA4, SROA5, SROA6, SROA7, SROA8,
SROA9, SROA10, SROA11, SROA12, SROA13, SROA14, SROA15, SROA16, SROA17,
SROB0, SROB1, SROB2, SROB3, SROB4, SROB5, SROB6, SROB7, SROB8,
SROB9, SROB10, SROB11, SROB12, SROB13, SROB14, SROB15, SROB16, SROB17,
SUM0, SUM1, SUM2, SUM3, SUM4, SUM5, SUM6, SUM7, SUM8,
SUM9, SUM10, SUM11, SUM12, SUM13, SUM14, SUM15, SUM16, SUM17,
SUM18, SUM19, SUM20, SUM21, SUM22, SUM23, SUM24, SUM25, SUM26,
SUM27, SUM28, SUM29, SUM30, SUM31, SUM32, SUM33, SUM34, SUM35,
SUM36) is black-box
{
property REG_INPUTA0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTA0_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_INPUTA1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA1_CE {"CE0", "CE1", "CE2", "CE3"};
property REG_INPUTA1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_INPUTB0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTB0_RST { "RST0", "RST1", "RST2", "RST3" };
property REG_INPUTB1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB1_CE {"CE0", "CE1", "CE2", "CE3"};
property REG_INPUTB1_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE0_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE1_CE {"CE0","CE1","CE2","CE3"};
property REG_PIPELINE1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_OUTPUT_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_OUTPUT_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_1_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB_0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB_0_CE {"CE0", "CE1", "CE2", "CE3"};
property REG_ADDNSUB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
```

```
property REG_ADDNSUB_1_CE { "CEO", "CE1", "CE2", "CE3" };
property REG_ADDNSUB_1_RST { "RST0", "RST1", "RST2", "RST3" };
property SHIFT_IN_A0 { "FALSE", "TRUE" };
property SHIFT_IN_B0 { "FALSE", "TRUE" };
property SHIFT_IN_A1 { "FALSE", "TRUE" };
property SHIFT_IN_B1 { "FALSE", "TRUE" };
property GSR { "ENABLED", "DISABLED" };
```

#### MULT18X18ADDSUBSUM Primitive

```
MULT18X18ADDSUBSUM(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,ADDNSUB1,ADDNSUB3,
```

```
, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017,
, A110, A11, A12, A13, A14, A15, A16, A17, A18, A19, A110, A111, A112, A113, A114, A115, A116, A117,
A20, A21, A22, A23, A24, A25, A26, A27, A28, A29, A210, A211, A212, A213, A214, A215, A216, A217,
, 310, A31, A32, A33, A34, A35, A36, A37, A38, A39, A310, A311, A312, A313, A314, A315, A316, A317,
B00, B01, B02, B03, B04, B05, B06, B07, B08, B09, B010, B011, B012, B013, B014, B015, B016, B017,
B10, B11, B12, B13, B14, B15, B16, B17, B18, B19, B110, B111, B112, B113, B114, B115, B116, B117,
B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B210, B211, B212, B213, B214, B215, B216, B217,
B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B310, B311, B312, B313, B314, B315, B316, B317,
SRIAO, SRIA1, SRIA2, SRIA3, SRIA4, SRIA5, SRIA6, SRIA7, SRIA8,
SRIA9, SRIA10, SRIA11, SRIA12, SRIA13, SRIA14, SRIA15, SRIA16, SRIA17,
SRIB0, SRIB1, SRIB2, SRIB3, SRIB4, SRIB5, SRIB6, SRIB7, SRIB8,
SRIB9, SRIB10, SRIB11, SRIB12, SRIB13, SRIB14, SRIB15, SRIB16, SRIB17,
SROA0, SROA1, SROA2, SROA3, SROA4, SROA5, SROA6, SROA7, SROA8,
SROA9, SROA10, SROA11, SROA12, SROA13, SROA14, SROA15, SROA16, SROA17,
SROB0, SROB1, SROB2, SROB3, SROB4, SROB5, SROB6, SROB7, SROB8,
SROB9, SROB10, SROB11, SROB12, SROB13, SROB14, SROB15, SROB16, SROB17,
SUM0, SUM1, SUM2, SUM3, SUM4, SUM5, SUM6, SUM7, SUM8,
SUM9, SUM10, SUM11, SUM12, SUM13, SUM14, SUM15, SUM16, SUM17,
SUM18, SUM19, SUM20, SUM21, SUM22, SUM23, SUM24, SUM25, SUM26,
SUM27, SUM28, SUM29, SUM30, SUM31, SUM32, SUM33, SUM34, SUM35,
SUM36,SUM37) is black-box
{
property REG_INPUTA0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA0_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTA0_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTA1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTA1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_INPUTA2_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA2_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTA2_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTA3_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA3_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTA3_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB0_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTB0_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTB1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_INPUTB2_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB2_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTB2_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB3_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB3_CE {"CE0", "CE1", "CE2", "CE3"};
property REG_INPUTB3_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
```

```
property REG_PIPELINE0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE0_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_PIPELINE1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE1_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE2_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_PIPELINE2_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE2_RST {"RST0","RST1","RST2","RST3"};
property REG PIPELINE3 CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE3_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE3_RST {"RST0","RST1","RST2","RST3"};
property REG_OUTPUT_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_OUTPUT_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB1_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ADDNSUB1_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB1_0_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB1_1_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ADDNSUB1_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB1_1_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB3_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ADDNSUB3_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB3_0_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB3_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB3_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB3_1_RST { "RST0", "RST1", "RST2", "RST3" };
property SHIFT_IN_A0 {"FALSE", "TRUE"};
property SHIFT_IN_B0 { "FALSE", "TRUE" };
property SHIFT_IN_A1 {"FALSE", "TRUE"};
property SHIFT_IN_B1 {"FALSE", "TRUE"};
property SHIFT_IN_A2 {"FALSE", "TRUE"};
property SHIFT_IN_B2 {"FALSE", "TRUE"};
property SHIFT_IN_A3 {"FALSE", "TRUE"};
property SHIFT_IN_B3 {"FALSE", "TRUE"};
property GSR {"ENABLED", "DISABLED"};
```

## **MULT9X9** Primitive

```
MULT9X9(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,
A0,A1,A2,A3,A4,A5,A6,A7,A8,B0,B1,B2,B3,B4,B5,B6,B7,B8,
SRIA0,SRIA1,SRIA2,SRIA3,SRIA4,SRIA5,SRIA6,SRIA7,SRIA8,
SRIB0,SRIB1,SRIB2,SRIB3,SRIB4,SRIB5,SRIB6,SRIB7,SRIB8,
SROA0,SROA1,SROA2,SROA3,SROA4,SROA5,SROA6,SROA7,SROA8,
SROB0,SROB1,SROB2,SROB3,SROB4,SROB5,SROB6,SROB7,SROB8,
P0,P1,P2,P3,P4,P5,P6,P7,P8,P9,P10,P11,P12,P13,P14,P15,P16,P17) is black-box
{
property REG_INPUTA_CLK {"NONE","CLK0","CLK1","CLK2","CLK3"};
property REG_INPUTA_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTA_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB_CLK {"NONE","CLK0","CLK1","CLK2","CLK3"};
property REG_INPUTB_CLK {"NONE","CLK0","CLK1","CLK2","CLK3"};
property REG_INPUTB_CLK {"NONE","CLK0","CLK1","CLK2","CLK3"};
property REG_INPUTB_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_CC {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_CC {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_CC {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_CC {"CE0","CE1","CLK1","CLK2","CLK3"};
property REG_INPUTB_CC {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_CC {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_CC {"CE0","CE1","CE2","CE3"};
property REG_INPUTB_CC {"CE0","CE1","CLK1","CLK2","CLK3"};
```

```
property REG_PIPELINE_CE { "CEO", "CE1", "CE2", "CE3" };
property REG_PIPELINE_RST { "RSTO", "RST1", "RST2", "RST3" };
property REG_OUTPUT_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_OUTPUT_CE { "CEO", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST { "RSTO", "RST1", "RST2", "RST3" };
property REG_SIGNEDAB_0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_0_CE { "CEO", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST { "RST0", "RST1", "RST2", "RST3" };
property REG_SIGNEDAB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST { "RST0", "RST1", "RST2", "RST3" };
property REG_SIGNEDAB_1_RST { "RST0", "RST1", "RST2", "RST3" };
property SHIFT_IN_A { "FALSE", "TRUE" };
property SHIFT_IN_B { "FALSE", "TRUE" };
```

#### **MULT9X9MAC** Primitive

```
MULT9X9MAC(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,ADDNSUB,ACCUMSLOAD,
A0,A1,A2,A3,A4,A5,A6,A7,A8,
B0, B1, B2, B3, B4, B5, B6, B7, B8,
SRIAO, SRIA1, SRIA2, SRIA3, SRIA4, SRIA5, SRIA6, SRIA7, SRIA8,
SRIBO, SRIB1, SRIB2, SRIB3, SRIB4, SRIB5, SRIB6, SRIB7, SRIB8,
SROA0, SROA1, SROA2, SROA3, SROA4, SROA5, SROA6, SROA7, SROA8,
SROB0, SROB1, SROB2, SROB3, SROB4, SROB5, SROB6, SROB7, SROB8,
ACCUMO, ACCUM1, ACCUM2, ACCUM3, ACCUM4, ACCUM5, ACCUM6, ACCUM7, ACCUM8,
ACCUM9, ACCUM10, ACCUM11, ACCUM12, ACCUM13, ACCUM14, ACCUM15, ACCUM16, ACCUM17,
ACCUM18, ACCUM19, ACCUM20, ACCUM21, ACCUM22, ACCUM23, ACCUM24, ACCUM25, ACCUM26,
ACCUM27, ACCUM28, ACCUM29, ACCUM30, ACCUM31, ACCUM32, ACCUM33, OVERFLOW) is black-box
{
property REG_INPUTA_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTA_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTB_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE_RST {"RST0","RST1","RST2","RST3"};
property REG_OUTPUT_CLK { "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_OUTPUT_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_1_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB_0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB_0_CE {"CE0","CE1","CE2","CE3"};
property REG_ADDNSUB_0_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_ADDNSUB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB_1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_ACCUMSLOAD_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ACCUMSLOAD_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ACCUMSLOAD_0_RST { "RST0", "RST1", "RST2", "RST3" };
property REG_ACCUMSLOAD_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ACCUMSLOAD_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ACCUMSLOAD_1_RST { "RST0", "RST1", "RST2", "RST3" };
```

```
property SHIFT_IN_A {"FALSE", "TRUE"};
property SHIFT_IN_B {"FALSE", "TRUE"};
property GSR {"ENABLED", "DISABLED"};
```

## **MULT9X9ADDSUB** Primitive

```
MULT9X9ADDSUB(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,ADDNSUB,
A00, A01, A02, A03, A04, A05, A06, A07, A08,
A10, A11, A12, A13, A14, A15, A16, A17, A18,
B00, B01, B02, B03, B04, B05, B06, B07, B08,
B10, B11, B12, B13, B14, B15, B16, B17, B18,
SRIAO, SRIA1, SRIA2, SRIA3, SRIA4, SRIA5, SRIA6, SRIA7, SRIA8,
SRIB0,SRIB1,SRIB2,SRIB3,SRIB4,SRIB5,SRIB6,SRIB7,SRIB8,
SROA0, SROA1, SROA2, SROA3, SROA4, SROA5, SROA6, SROA7, SROA8,
SROB0, SROB1, SROB2, SROB3, SROB4, SROB5, SROB6, SROB7, SROB8,
SUM0, SUM1, SUM2, SUM3, SUM4, SUM5, SUM6, SUM7, SUM8,
SUM9, SUM10, SUM11, SUM12, SUM13, SUM14, SUM15, SUM16, SUM17, SUM18) is black-box
{
property REG_INPUTA0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA0_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTA0_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTA1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTA1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_INPUTA1_RST {"RST0","RST1","RST2","RST3"};
property REG_INPUTB0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB0_CE {"CE0","CE1","CE2","CE3"};
property REG_INPUTB0_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_INPUTB1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_INPUTB1_CE {"CE0", "CE1", "CE2", "CE3"};
property REG_INPUTB1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_PIPELINE0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE0_RST {"RST0","RST1","RST2","RST3"};
property REG_PIPELINE1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_PIPELINE1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_PIPELINE1_RST {"RST0","RST1","RST2","RST3"};
property REG_OUTPUT_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_OUTPUT_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_OUTPUT_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB_0_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB_0_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_ADDNSUB_1_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };
property REG_ADDNSUB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB_1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_SIGNEDAB_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_1_CLK {"NONE","CLK0","CLK1","CLK2","CLK3"};
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST {"RST0","RST1","RST2","RST3"};
property SHIFT_IN_A0 {"FALSE", "TRUE"};
property SHIFT_IN_B0 {"FALSE", "TRUE"};
property SHIFT_IN_A1 {"FALSE", "TRUE"};
property SHIFT_IN_B1 {"FALSE", "TRUE"};
property GSR {"ENABLED", "DISABLED"};
```

#### MULT9X9ADDSUBSUM Primitive

MULT9X9ADDSUBSUM(CE0,CE1,CE2,CE3,CLK0,CLK1,CLK2,CLK3,RST0,RST1,RST2,RST3,SIGNEDAB,ADDNSUB1,ADDNSUB3, A00, A01, A02, A03, A04, A05, A06, A07, A08, A10, A11, A12, A13, A14, A15, A16, A17, A18, A20, A21, A22, A23, A24, A25, A26, A27, A28, A30, A31, A32, A33, A34, A35, A36, A37, A38, B00, B01, B02, B03, B04, B05, B06, B07, B08, B10, B11, B12, B13, B14, B15, B16, B17, B18, B20, B21, B22, B23, B24, B25, B26, B27, B28, B30, B31, B32, B33, B34, B35, B36, B37, B38, SRIA0, SRIA1, SRIA2, SRIA3, SRIA4, SRIA5, SRIA6, SRIA7, SRIA8, SRIB0, SRIB1, SRIB2, SRIB3, SRIB4, SRIB5, SRIB6, SRIB7, SRIB8, SROA0, SROA1, SROA2, SROA3, SROA4, SROA5, SROA6, SROA7, SROA8, SROB0, SROB1, SROB2, SROB3, SROB4, SROB5, SROB6, SROB7, SROB8, SUM0, SUM1, SUM2, SUM3, SUM4, SUM5, SUM6, SUM7, SUM8, SUM9, SUM10, SUM11, SUM12, SUM13, SUM14, SUM15, SUM16, SUM17, SUM18, SUM19) is black-box { property REG\_INPUTA0\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_INPUTA0\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_INPUTA0\_RST {"RST0", "RST1", "RST2", "RST3"}; property REG\_INPUTA1\_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"}; property REG\_INPUTA1\_CE {"CE0", "CE1", "CE2", "CE3"}; property REG\_INPUTA1\_RST {"RST0","RST1","RST2","RST3"}; property REG\_INPUTA2\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_INPUTA2\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_INPUTA2\_RST {"RST0","RST1","RST2","RST3"}; property REG\_INPUTA3\_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"}; property REG\_INPUTA3\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_INPUTA3\_RST {"RST0","RST1","RST2","RST3"}; property REG\_INPUTB0\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_INPUTB0\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_INPUTB0\_RST {"RST0","RST1","RST2","RST3"}; property REG\_INPUTB1\_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"}; property REG\_INPUTB1\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_INPUTB1\_RST {"RST0", "RST1", "RST2", "RST3"}; property REG\_INPUTB2\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_INPUTB2\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_INPUTB2\_RST {"RST0","RST1","RST2","RST3"}; property REG\_INPUTB3\_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"}; property REG\_INPUTB3\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_INPUTB3\_RST {"RST0","RST1","RST2","RST3"}; property REG\_PIPELINE0\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_PIPELINE0\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_PIPELINE0\_RST {"RST0", "RST1", "RST2", "RST3"}; property REG\_PIPELINE1\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3"}; property REG\_PIPELINE1\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_PIPELINE1\_RST {"RST0","RST1","RST2","RST3"}; property REG\_PIPELINE2\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_PIPELINE2\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_PIPELINE2\_RST {"RST0", "RST1", "RST2", "RST3"}; property REG\_PIPELINE3\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_PIPELINE3\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_PIPELINE3\_RST {"RST0","RST1","RST2","RST3"}; property REG\_OUTPUT\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" }; property REG\_OUTPUT\_CE { "CE0", "CE1", "CE2", "CE3" }; property REG\_OUTPUT\_RST {"RST0","RST1","RST2","RST3"}; property REG\_SIGNEDAB\_0\_CLK { "NONE", "CLK0", "CLK1", "CLK2", "CLK3" };

```
property REG_SIGNEDAB_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_0_RST {"RST0","RST1","RST2","RST3"};
property REG_SIGNEDAB_1_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_SIGNEDAB_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_SIGNEDAB_1_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB1_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ADDNSUB1_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB1_0_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB1_1_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ADDNSUB1_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB1_1_RST {"RST0", "RST1", "RST2", "RST3"};
property REG_ADDNSUB3_0_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ADDNSUB3_0_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB3_0_RST {"RST0","RST1","RST2","RST3"};
property REG_ADDNSUB3_1_CLK {"NONE", "CLK0", "CLK1", "CLK2", "CLK3"};
property REG_ADDNSUB3_1_CE { "CE0", "CE1", "CE2", "CE3" };
property REG_ADDNSUB3_1_RST {"RST0","RST1","RST2","RST3"};
property SHIFT_IN_A0 {"FALSE", "TRUE"};
property SHIFT_IN_B0 { "FALSE", "TRUE" };
property SHIFT_IN_A1 {"FALSE", "TRUE"};
property SHIFT_IN_B1 {"FALSE", "TRUE"};
property SHIFT_IN_A2 {"FALSE", "TRUE"};
property SHIFT_IN_B2 {"FALSE", "TRUE";
property SHIFT_IN_A3 {"FALSE", "TRUE"};
property SHIFT_IN_B3 {"FALSE", "TRUE"};
property GSR {"ENABLED", "DISABLED"};
```



# Estimating Power Using the Power Calculator for LatticeECP/EC Devices

June 2004

Technical Note TN1052

# Introduction

One of the requirements when using FPGA devices is the ability to calculate power dissipation for a particular device used on a board. Lattice's ispLEVER<sup>®</sup> design tools include a Power Calculator tool which allows designers to calculate the power dissipation for a given device. This technical note explains how to use Power Calculator to calculate the power consumption of Lattice devices. General guidelines to reduce power consumption are also included.

# **Power Calculator Hardware Assumptions**

The power consumption for a device can be coarsely broken down into the DC portion and the AC portion.

The power calculator reports the power dissipation in terms of:

- 1. DC portion of the power consumption.
- 2. AC portion of the power consumption.

The DC power (or the static power consumption) is the total power consumption of the used and unused resources. These components are fixed for each resource used and depend upon the number of resource units utilized. The DC component also includes the static power dissipation for the unused resources of the device.

The AC portion of power consumption is associated with the used resources and it is the dynamic part of the power consumption. Its power dissipation is directly proportional to the frequency at which the resource is running and the number of resource units used.

# **Power Calculator**

Power Calculator is a powerful tool which allows users to make an estimate of the power consumption at two different levels:

- 1. Estimate of the utilized resources before completing place and route
- 2. Post place and route design

For first level estimation, the user provides estimates of device usage in the Power Calculator Wizard and the tool provides a rough estimate of the power consumption.

The second level is a more accurate approach where the user imports the actual device utilization by importing the post Place and Route netlist (NCD) file.

## **Power Calculator Equations**

The power equations used in the Power Calculator are listed below.

Total DC Power (Resource)

- = Total DC Power of Used Portion + Total DC Power of Unused Portion
- = [DC Leakage per resource when Used \* N<sub>RESOURCE</sub>]
  - + [DC Leakage per resource when Unused \* (N<sub>TOTAL RESOURCE</sub> N<sub>RESOURCE</sub>)]

<sup>© 2004</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

# Lattice Semiconductor

Where,

NTOTAL RESOURCEis the total number of resources in a deviceNRESOURCEis the number of resources used in the design

The total DC power consumption for all the resources as per the design data is the Quiescent Power in the Power Calculator.

The AC power, on the other hand, is governed by the equation

Total AC Power (Resource)

= K<sub>RESOURCE</sub> \* f<sub>MAX</sub> \* AF<sub>RESOURCE</sub> \* N<sub>RESOURCE</sub>

Where,

| N <sub>TOTAL RESOURCE</sub> | is the total number of Resources in a device,                                                                                 |
|-----------------------------|-------------------------------------------------------------------------------------------------------------------------------|
| N <sub>RESOURCE</sub>       | is the number of Resources used in the design,                                                                                |
| <b>K<sub>RESOURCE</sub></b> | is the Power constant for the Resource. The units of this factor are mW/MHz                                                   |
| f <sub>MAX</sub>            | is the max frequency at which the Resource is running. Frequency is measured in terms of MHz                                  |
| AF <sub>RESOURCE</sub>      | is the activity factor for the Resource group. Activity Factor is in terms of the per-<br>centage (%) of switching frequency. |

Based on the above equations, if we wish to calculate the power consumption of the Slice portion, it will be as follows:

Total DC Power (Slice)

= Total DC Power of Used Portion + Total DC Power of Unused Portion

= [DC Leakage per Slice when Used \* N<sub>SLICE</sub>]

+ [DC Leakage per Slice when Unused \* (N<sub>TOTAL SLICE</sub> - N<sub>SLICE</sub>)]


Total AC Power (Slice)

= K<sub>SLICE</sub> \* f<sub>MAX</sub> \* AF<sub>SLICE</sub> \* N<sub>SLICE</sub>

## **Starting the Power Calculator**


The user can launch the Power Calculator by one of the two methods. The first method is by clicking the Power Calculator button in the toolbar as shown in Figure 12-1.





Alternatively, users can launch Power Calculator by going to the Tools menu and selecting the option Power Calculator as shown in Figure 12-2.

Figure 12-2. Starting Power Calculator from Tools Menu



# Lattice Semiconductor

The Power Calculator does not support some of Lattice's older devices. The toolbar button and menu item is only present when supported devices are selected.

#### **Starting a Power Calculator Project**

Once the Power Calculator has been started, the Power Calculator window appears. Click on **File ->Menu**, and select **New** to get to the Start Project window, as shown in Figure 12-3.

Figure 12-3. Power Calculator Start Project Window (Create New Project)

| 🖉 Power Calculator                                                   |                     |
|----------------------------------------------------------------------|---------------------|
| File Help                                                            |                     |
| New                                                                  |                     |
| Open Project New Project Device: LFXP10C Part Name: LFXP10C-3F256CES | V                   |
| Open NCD, PAP IN Device. [LPAPIOC 12] Part Name. [LPAPIOC-3P230CE3   |                     |
| Close Project V Junction Temperature: 0 C                            |                     |
| Wizard LFM Ambient Temperature: 0 C                                  |                     |
| Source de                                                            |                     |
| Print                                                                |                     |
| Print Preview                                                        |                     |
| Exit Power Calculator - New Project                                  | ×                   |
| Power Calculator - New Project                                       |                     |
| Power Calculator 4.1                                                 |                     |
| Power<br>Copyright(C) 2004                                           |                     |
| Lattice Semiconductor Corp                                           | All Rights Reserved |
|                                                                      |                     |
|                                                                      |                     |
|                                                                      |                     |
| Project Name: flowlab                                                |                     |
| Project Directory: jg april 2004/day3/flo                            | w_lab\solution      |
| NCD File:                                                            |                     |
| NOD FIR.                                                             |                     |
|                                                                      |                     |
|                                                                      |                     |
| Finish Cancel                                                        | Help                |
|                                                                      |                     |
|                                                                      |                     |
|                                                                      |                     |
|                                                                      |                     |

The Start Project window is used to create a new Power Calculator Project (\*.pep project). Three pieces of data are input in the Start Project window.

- 1. The Power Calculator project name by default is same as the Project Navigator project name. The name can be changed, if desired.
- 2. Project Directory is where the Power Calculator project (\*.pep) file will be stored. By default, the file is stored in the main project folder.
- 3. Input an NCD file (if available) or browse to the NCD file in a different location.

### **Power Calculator Main Window**

The main power calculator window is shown in Figure 12-4.

#### Figure 12-4. Power Calculator Main Window (Type View)

| 🖉 Power Calculator                         | w:\training       | ∖fpga trainin    | g april 2004\d    | ay3\flow_lab\s | solution\flowlab. | рер*                 |             |         |             |          | <u>_     ×</u> |
|--------------------------------------------|-------------------|------------------|-------------------|----------------|-------------------|----------------------|-------------|---------|-------------|----------|----------------|
| File Help                                  |                   | 1                |                   |                |                   |                      |             |         |             |          |                |
|                                            | 8 🛯               |                  |                   |                |                   |                      |             |         |             |          |                |
| Family: LATTICE                            | -EC 💌 🛛           | Device:          | EC20E             | Part Name:     | LFEC20E-3F672     | 2CES 💌               |             |         |             |          |                |
| Vecint: 1.2                                | <b>`</b>          | V                | Junction T        | emperature:    | 0                 | с                    |             |         |             |          |                |
| Airflow: 0                                 | I                 | _FM              | Ambient T         | emperature:    | 25                | с                    |             |         |             |          |                |
| T                                          | .1                |                  |                   |                |                   |                      |             |         |             |          |                |
| Type View Power Re                         | eport             |                  |                   |                |                   |                      |             |         |             |          |                |
| Power<br>Type/BlockID                      | DC Power<br>(mVV) | AC Power<br>(mW) |                   |                |                   |                      |             |         |             |          |                |
| Quiescent »                                | 0.0               | 0.0              | ]                 |                |                   |                      |             |         |             |          |                |
| Routing Resource »                         | 339.22            | 0.0              | Freq. (MHz)       | AF (%)         | Routing (%)       | 1                    |             |         |             |          |                |
| x0                                         | n/a               | 0.0              | 0100              | 08             | 0                 | 1                    |             |         |             |          |                |
| x1                                         | n/a               | 0.0              | 0100              | 08             | 0                 |                      |             |         |             |          |                |
| x2                                         | n/a               | 0.0              | 0100              | 08             | 0                 |                      |             |         |             |          |                |
| ×6                                         | n/a               | 0.0              | 0100              | 0              | 0                 |                      |             |         |             |          |                |
|                                            | ,                 |                  |                   | ,              |                   |                      | ,           |         |             |          |                |
| Logic »                                    | 122.38            | 0.01             | Freq. (MHz)       | AF (%)         | Slices            | Dist. RAM            | Carry Chain | ļ       |             |          |                |
| NO_CLOCK                                   | n/a               | 0.0              | 0100              | 010            | 7                 | 0                    | 0           | -       |             |          |                |
| clkout_k_c                                 | n/a<br>n/a        | 0.0              | 090               | 010            | 3<br>10           | 0                    | 0           | -       |             |          |                |
| clkout_op_c<br>sysclk_c                    | n/a               | 0.0              | 0100              | 010            | 10                | 0                    | 0           |         |             |          |                |
| system_c                                   | 1170              | 0.0              | 0100              | 010            | 10                | 0                    |             | 1       |             |          |                |
| EBR »                                      | 3.36              | 4.35             | Freq. (MHz)       | Type           | Block RAM         | A Rd AF (%)          | A Wr AF (%) | A Width | B Rd AF (%) | BWrAF(%) | B Width        |
| sysclk_c                                   | n/a               | 4.35             | 0100              | PDPRAM         | 4                 | 010                  | 010         | 4       | 010         | 010      | 4              |
|                                            |                   |                  |                   |                | 1                 |                      |             |         |             |          |                |
| IO »                                       | 0.0               | 58.7             | Freq. (MHz)       | Input AF (%)   | Output AF (%)     | Туре                 | Inputs      | Outputs | Bidir       |          |                |
| NO_CLOCK                                   | n/a               | 23.7             | 0100              | 010            | 010               | LVCMOS12             | 34          | 17      | 0           | -        |                |
| clkout_k_c<br>clkout_op_c                  | n/a<br>n/a        | 7.43             | 090               | 010            | 010               | LVCMOS12<br>LVCMOS12 | 0           | 6<br>25 | 0           | -        |                |
| sysclk_c                                   | n/a               | 0.0              | 0100              | 010            | 0                 | LVCMOS12<br>LVCMOS12 | 1           | 25      | 0           | -        |                |
| 0,00m0                                     | 1.100             | 0.0              | 0100              | 1010           |                   | L'I ONICOTE          |             | 20      | 10          | _        |                |
| PLL »                                      | 0.02              | 0.05             | Freq. (MHz)       | PLL            | 1                 |                      |             |         |             |          |                |
| clkout_op_c                                | n/a               | 0.02             | 080               | 1              | 1                 |                      |             |         |             |          |                |
| sysclk_c                                   | n/a               | 0.03             | 0100              | 1              |                   |                      |             |         |             |          |                |
|                                            |                   |                  |                   |                |                   |                      |             |         |             |          |                |
| Clock Tree »                               | 118.8             | 10.42            | Freq. (MHz)       |                |                   |                      |             |         |             |          |                |
| clkout_k_c                                 | n/a               | 3.47             | 090               |                |                   |                      |             |         |             |          |                |
| clkout_op_c                                | n/a               | 3.08             | 080               | _              |                   |                      |             |         |             |          |                |
| sysclk_c                                   | n/a               | 3.86             | 0100              |                |                   |                      |             |         |             |          |                |
| Total:                                     | 583.78            | 73.53            | 1                 |                |                   |                      |             |         |             |          |                |
| 657.31 mVV                                 | mVV               | mVV              |                   |                |                   |                      |             |         |             |          |                |
|                                            |                   |                  |                   |                |                   |                      |             |         |             |          |                |
| ļ                                          |                   |                  |                   |                |                   |                      |             |         |             |          |                |
|                                            |                   |                  |                   |                |                   |                      |             |         |             |          |                |
| Loading design for ap                      | oplication Po     | wer Calculate    | or from file W:\t | training\FPGA  |                   |                      |             |         |             |          |                |
| Training April 2004\D                      |                   |                  |                   |                |                   |                      |             |         |             |          | _              |
| "flowlab" is an NCD                        |                   | vendor LATT      | TCE, device LF    | EC20E,         |                   |                      |             |         |             |          |                |
| package FPBGA672,<br>Loading device for ap |                   | war Calculate    | r from filo 'on5  | adav59 nnh'    |                   |                      |             |         |             |          |                |
| in environment D:/isp                      |                   |                  | a a orrane e po   | geoxoo.npri    |                   |                      |             |         |             |          | •              |
|                                            |                   |                  |                   |                |                   |                      |             |         |             |          |                |

The top of the window shows information about the device family, device and the part number as it appears in the Project Navigator.

Core Voltage, V<sub>CC</sub>, is labeled as V<sub>CCINT</sub> in this part of the window. The power calculation depends upon the number of other voltage supplies in addition to the core voltage supply, V<sub>CC</sub>. V<sub>CCIO</sub> voltage supplies for the I/Os also contribute to the final power consumption by the device. Other voltage supplies like V<sub>CCAUX</sub> and V<sub>CCJ</sub> also affect the final power consumption.

The present version of the tool uses the default values of these voltages supplies. For example, the LFEC6E-3 F484C device from the LatticeEC<sup>TM</sup> family, which is a 1.2V device, will use 1.2V as the V<sub>CC</sub> to calculate power con-

## Lattice Semiconductor

sumption. For other Power Calculator assumptions, refer to the Power Calculator Assumptions section at the end of this document.

The top pane of this window also includes information about the Junction Temperature (°C), which is calculated as a function of the Ambient Temperature (°C), also included here. Air flow is also included.

Upon opening up the Power Calculator, the second and third columns, which are shaded blue in the tool, provide the DC (or Static) and AC (or dynamic) power consumption, respectively.

The first row shows the Quiescent Power, which is the DC power of a device with no resource utilization.

The columns to the right of these, which are shaded yellow in the tool, show factors like f<sub>MAX</sub>, resource utilization, and activity factors (AF%) that affect the static and dynamic power consumptions.

Using the tabs, power estimation is reported in two ways:

- 1. TYPE VIEW, tabular format as shown in Figure 12-4.
- 2. POWER REPORT, a text-based power estimation report, shown in Figure 12-5.

#### Figure 12-5. Power Calculator Main Window (Power Report View)

| Power Calculator W:\traini<br>File Help                                                 | ng\FPGA Trainir                                 | ng April 2004\Day3\flow_lat   | \solution\flowlab.pep* |          |
|-----------------------------------------------------------------------------------------|-------------------------------------------------|-------------------------------|------------------------|----------|
|                                                                                         |                                                 |                               |                        |          |
| Family: LATTICE-XP                                                                      | Device: LF>                                     | KP10C 💌 Part Name:            | LFXP10C-3F256CES       | <b>v</b> |
| Vocint: 1.2                                                                             | v                                               | Junction Temperature:         | 35 C                   |          |
| Airflow: 0                                                                              | LFM                                             | Ambient Temperature:          | 25 C                   |          |
| Type View Power Report                                                                  |                                                 |                               |                        |          |
| x1 (AC)<br>x2 (AC)<br>x6 (AC)<br>Routing Resource Power D0<br>Routing Resource Power AC |                                                 |                               |                        |          |
| Logic:<br>clk_1 (AC)<br>Logic Power DC<br>Logic Power AC                                | : 0.0 mW<br>: 15.02 mW<br>: 0.0 mW              |                               |                        |          |
| EBR:<br>clk_1 (AC)<br>clk_2 (AC)<br>EBR Power DC<br>EBR Power AC                        | : 0.0 mW<br>: 0.0 mW<br>: 0.0 mW<br>: 0.0 mW    |                               |                        |          |
| IO:<br>clk_1 (AC)<br>clk_2 (AC)<br>IO Power DC<br>IO Power AC                           | : 0.0 mW<br>: 0.0 mW<br>: 482.65 mW<br>: 0.0 mW |                               |                        |          |
| PLL:<br>cIk_1 (AC)<br>PLL Power DC<br>PLL Power AC                                      | : 0.03 mW<br>: 0.01 mW<br>: 0.03 mW             | 100.0 Freq. (MHz), 1 PLL      |                        |          |
| Clock Tree:<br>clk_1 (AC)<br>Clock Tree Power DC<br>Clock Tree Power AC                 | : 0.0 mW<br>: 10.76 mW<br>: 0.0 mW              |                               |                        |          |
| Total DC Power:<br>Total AC Power:                                                      | 687.23 mW<br>0.03 mW                            |                               |                        |          |
| Total Power:                                                                            | 687.26 mW                                       |                               |                        |          |
| Thermal summary                                                                         |                                                 |                               |                        | _        |
| Junction temperature:<br>Ambient temperature:<br>Airflow:                               | 35C<br>25C<br>0 LFM                             |                               |                        |          |
| Open an existing Project                                                                |                                                 |                               |                        |          |
| Project Name: flowlab<br>Project File: W:\training\FPGA Ti                              | raining April 200                               | 4\Day3\flow_lab\solution\flow | /lab.pep               |          |
| Project Directory: W:\training\FP                                                       | GA Training Apri                                | r 2004(Day3tilow_lab(Solutio  |                        |          |

## Power Calculator Wizard

The Power Calculator Wizard allows users to estimate the power consumption of a design. This estimation is done before actually creating the design. The user must understand the logic requirements of the design. The wizard asks the user to provide these parameters and then estimates the power consumption of the device.

To start the Power Calculator in the wizard mode, go to the **File** menu and select **Wizard**. Alternatively, click on the **Wizard** button and get the **Power Calculator - Wizard** window, as shown in Figure 12-6. Select the option **Create a new Project** and check the **Wizard** check box in the Power Calculator Start Project window. Users provide the project name and the project folder and click **Continue**. Since power is being estimated before the actual design, no NCD file is required.

| 🦻 Power Calculat          | tor           |                                                      | _ 🗆 × |
|---------------------------|---------------|------------------------------------------------------|-------|
| File Help                 |               |                                                      |       |
| New                       | 8             |                                                      |       |
| Open Project              | -XP 🔽 Device: | LFXP10C Part Name: LFXP10C-3F256CES                  |       |
| Open NCD<br>Close Project |               | ·                                                    |       |
| Wizard                    | ×             | Junction Temperature: 0 C                            |       |
| Gaula                     | LFM           | Ambient Temperature: 0 C                             |       |
| Save As,                  | Wizard        |                                                      |       |
| Print,                    | eport         |                                                      |       |
| Print Preview             |               |                                                      |       |
| Exit                      | -             |                                                      |       |
|                           |               |                                                      |       |
|                           |               | Power Calculator - Wizard                            |       |
|                           |               |                                                      |       |
|                           |               | Power Calculator 4.1                                 |       |
|                           |               | Copyright(C) 2004                                    |       |
|                           |               | Lattice Semiconductor Corp., All Rights Reserved     |       |
|                           |               | Lattice Semiconductor Corp., An Rights Reserved      |       |
|                           |               |                                                      |       |
|                           |               | Create a new project Vizard                          |       |
|                           |               | O Open an existing project                           |       |
|                           |               | C Open an existing project                           |       |
|                           |               |                                                      |       |
|                           |               | Project Name lest_case                               |       |
|                           |               | Project Directory gapril 2004\day3\flow_lab\solution |       |
|                           |               | NCD File                                             |       |
| μ                         |               |                                                      |       |
|                           |               | Continue Cancel Help                                 |       |
|                           |               |                                                      |       |
| 1                         |               |                                                      |       |
| 1                         |               |                                                      |       |
| 1                         |               |                                                      |       |
| J                         |               |                                                      |       |

Figure 12-6. Power Calculator Start Project Window (Using the New Project Window Wizard)

The next screen, as shown in Figure 12-7, allows users to select the device family, device and appropriate part number. After making proper the selections, click **Continue**. This is shown in Figure 12-7.

| Power Calculator - Wizar         | 1                                         | ×      |
|----------------------------------|-------------------------------------------|--------|
| Family:<br>Device:<br>Part Name: | LATTICE-XP<br>LFXP10C<br>LFXP10C-3F256CES | V<br>V |
| Continue                         | Back Cancel                               | Help   |

Figure 12-7. Power Calculator Wizard Mode Window - Device Selection

In the following screens, as shown in Figures 12-8-12-12, users can select further resources such as I/O types and provide a clock name, frequency at which the clock in running and other parameters, by selecting the appropriate resource using the pull-down Type menu:

- 1. Routing Resources
- 2. Logic
- 3. EBR
- 4. I/O
- 5. PLL
- 6. Clock Tree

The number in these windows refers to the number of clocks and the index corresponds to each of the clocks. By default, the clock names are clk\_1, clk\_2, and so on. The name of each clock can be changed by typing in the Clock Name text box. For each clock domain and resource users can specify parameters such as frequency, activity factor, etc. Users can click the Create button for each clock-driven resource using the pull-down Type menu.

These parameters are then used in the Power Type View window (see Figure 12-13) which can be seen by clicking Finish.

| Figure 12-8 | . Power Calculator Wizard | I Mode Window - Resource | Specification - Logic |
|-------------|---------------------------|--------------------------|-----------------------|
|-------------|---------------------------|--------------------------|-----------------------|

| Type: Lo | gic      | T     | Number:      | 3 | Create |
|----------|----------|-------|--------------|---|--------|
| Index: 1 | <b>_</b> |       |              |   |        |
| Cloc     | k Name:  | clk_2 |              |   |        |
| Freq     | . (MHz): | 100.0 |              |   |        |
| AF (%):  | 10.0     |       | Carry Chain: | 0 |        |
| Slices:  | 0        |       | Dist. RAM:   | 0 |        |
|          |          |       |              |   |        |
|          |          |       |              |   |        |

Figure 12-9. Power Calculator Wizard Mode Window - Resource Specification - EBR

| Type: EBR    |           | Number:      | 2  | Create |
|--------------|-----------|--------------|----|--------|
| Index: 2     | -         |              |    |        |
| Clock I      | Name:     | 2            |    |        |
| Freq. (      | MHz): 0.0 |              |    |        |
| Туре:        | PDPRAM 💌  | Block RAM:   | 0  |        |
| A Rd AF (%): | 10        | B Rd AF (%): | 10 |        |
| A Wr AF (%): | 10        | B Wr AF (%): | 10 |        |
| A Width:     | 16        | B Width:     | 16 |        |

|  | Figure 12-10. Power | Calculator Wizard I | Node Window - Reso | urce Specification - PLL |
|--|---------------------|---------------------|--------------------|--------------------------|
|--|---------------------|---------------------|--------------------|--------------------------|

| Туре:                                   | PLL         |       | Number: | 1 | Create |
|-----------------------------------------|-------------|-------|---------|---|--------|
| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, |             |       |         |   |        |
| Index:                                  | 1 💌         |       |         |   |        |
|                                         |             |       |         |   |        |
| C                                       | lock Name:  | clk_1 |         |   |        |
| Fi                                      | req. (MHz): | 100.0 |         |   |        |
| PI                                      | LL:         | 1     |         |   |        |
|                                         |             |       |         |   |        |
|                                         |             |       |         |   |        |
|                                         |             |       |         |   |        |
|                                         |             |       |         |   |        |
| Finish                                  | )   E       | Back  | Cancel  |   | Help   |

Figure 12-11. Power Calculator Wizard Mode Window - Resource Specification - Routing Resources

| Type:  | Routing Resource | e 💌 | Number: | 4 | Create |  |
|--------|------------------|-----|---------|---|--------|--|
| Index: | 3 💌              |     |         |   |        |  |
|        | Routing Name:    | x2  |         |   |        |  |
|        | Freq. (MHz):     | 0.0 |         |   |        |  |
|        | AF (%):          | 0.0 |         |   |        |  |
|        | Routing (%) :    | 0.0 |         |   |        |  |
|        |                  |     |         |   |        |  |
|        |                  |     |         |   |        |  |
|        |                  |     |         |   |        |  |
| Fit    | nish B           | ack | Cancel  |   | Help   |  |

| Туре:    | ю                 |          | <b>T</b> | Number:       | 2    | Create |
|----------|-------------------|----------|----------|---------------|------|--------|
| Index:   | 1                 | <b>-</b> |          |               |      |        |
|          | Clock N           | lame:    | clk_1    |               |      |        |
|          | Freq. (I          | MHz):    | 0.0      |               |      |        |
|          | Type:             |          | LVDS25   |               | •    |        |
| Input AF | <sup>7</sup> (%): | 7        |          | Output AF (%) | ): 6 | _      |
| Inputs:  |                   | 23       |          | Outputs:      | 32   |        |
| Bidir:   |                   | 8        |          |               |      |        |

Figure 12-12. Power Calculator Wizard Mode Window - Resource Specification - I/Os

## Figure 12-13. Power Calculator Wizard Mode - Main Window

| Dower Calculator         | w:\training | fpga trainin  | g april 2004\d   | ay3\flow_lab\s   | solution\flowlab. | pep*                                    |             |         |             |           |         | _ 🗆 ×    |
|--------------------------|-------------|---------------|------------------|------------------|-------------------|-----------------------------------------|-------------|---------|-------------|-----------|---------|----------|
| File Help                | 4           | -             |                  |                  |                   |                                         |             |         |             |           |         |          |
|                          | 8 🖉         |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| Family: LATTICE          | -XP 🔽 D     | evice: LF     | XP10C            | Part Name:       | LFXP10C-3F256     | SCES 🗾                                  |             |         |             |           |         |          |
| Vccint: 0                |             | /             | Junction T       | emperature:      | 0                 | с                                       |             |         |             |           |         |          |
| Airflow: 0               |             | .FM           | Ambient Tr       | emperature:      | 0                 | с                                       |             |         |             |           |         |          |
|                          |             |               | i inibiotiti i i | inportation of   | 10                | , i i i i i i i i i i i i i i i i i i i |             |         |             |           |         |          |
| Type View Power Re       | port        |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| Power                    | DC Power    | AC Power      | 1                |                  |                   |                                         |             |         |             |           |         |          |
| Type/BlockID             | (mVV)       | (m\/V)        |                  |                  |                   |                                         |             |         |             |           |         |          |
| Quiescent »              | 0.0         | 0.0           |                  |                  |                   |                                         |             |         |             |           |         |          |
|                          | 0.0         | 0.0           | 1                |                  |                   |                                         |             |         |             |           |         |          |
| Routing Resource »       | 178.79      | 0.0           | Freq. (MHz)      | AF (%)           | Routing (%)       |                                         |             |         |             |           |         |          |
| xO                       | n/a         | 0.0           | 100              | 010              | 0.0               | 1                                       |             |         |             |           |         |          |
| x1                       | n/a         | 0.0           | 100              | 010              | 0.0               |                                         |             |         |             |           |         |          |
| x2                       | n/a         | 0.0           | 100              | 010              | 0.0               |                                         |             |         |             |           |         |          |
| ×6                       | n/a         | 0.0           | 0100             | 010              | 0.0               |                                         |             |         |             |           |         |          |
|                          |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| Logic »                  | 15.02       | 0.0           | Freq. (MHz)      | AF (%)           | Slices            | Dist. RAM                               | Carry Chain |         |             |           |         |          |
| clk_1                    | n/a         | 0.0           | 100              | 0.1              | 0                 | 0                                       | 0           | 1       |             |           |         |          |
|                          |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| EBR »                    | 2.52        | 13.86         | Freq. (MHz)      | Туре             | Block RAM         | A Rd AF (%)                             | A Wr AF (%) | A Width | B Rd AF (%) | BW/rAF(%) | B Width |          |
| clk_1                    | n/a         | 10.08         | 100.0            | DPRAM            | 2                 | 10.0                                    | 10.0        | 8       | 10.0        | 10.0      | 8       |          |
| clk_2                    | n/a         | 3.78          | 100              | PDPRAM           | 1                 | 10.0                                    | 10.0        | 16      | 10.0        | 10.0      | 16      |          |
|                          |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| IO »                     | 482.65      | 0.0           | Freq. (MHz)      | Input AF (%)     | Output AF (%)     | Туре                                    | Inputs      | Outputs | Bidir       |           |         |          |
| clk_1                    | n/a         | 0.0           | 0.0              | 7.0              | 6.0               | LVDS25                                  | 23          | 32      | 8           | 1         |         |          |
| clk_2                    | n/a         | 0.0           | 0.0              | 0.0              | 0.0               | LVCMOS18                                | 0           | 0       | 0           |           |         |          |
|                          |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| PLL »                    | 0.01        | 0.03          | Freq. (MHz)      | PLL              |                   |                                         |             |         |             |           |         |          |
| clk_1                    | n/a         | 0.03          | 100.0            | 1                |                   |                                         |             |         |             |           |         |          |
| _                        |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| Clock Tree »             | 10.76       | 0.0           | Freq. (MHz)      | 1                |                   |                                         |             |         |             |           |         |          |
| clk_1                    | n/a         | 0.0           | 0.0              | 1                |                   |                                         |             |         |             |           |         |          |
|                          | pino.       | 10.0          | 0.0              | 1                |                   |                                         |             |         |             |           |         |          |
| Total:                   | 689.75      | 13.88         | 1                |                  |                   |                                         |             |         |             |           |         |          |
| 703.63 m/V               | mW          | mWV           |                  |                  |                   |                                         |             |         |             |           |         |          |
| 100.00 1111              | 1117.7      | 107.7         |                  |                  |                   |                                         |             |         |             |           |         |          |
| 1                        |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| Project Directory, nuit  |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| Using Wizard             |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
| Project Name: flowlat    |             |               |                  |                  |                   |                                         |             |         |             |           |         | _        |
| Project File: w:\trainin |             | a april 2004) | dav3\flow lab\   | solution\flowlat | .pep              |                                         |             |         |             |           |         |          |
| Project Directory: w:\tr |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
|                          |             |               |                  |                  |                   |                                         |             |         |             |           |         |          |
|                          |             |               |                  |                  |                   |                                         |             |         |             |           |         | <b>•</b> |

## Power Calculator – Creating a New Project Without the NCD File

A new project can be started without the NCD file by either using the Wizard (as discussed above) or by selecting the **Create a New Project** option in the **Power Calculator – Start Project**. A project name and project directory must be provided. After clicking **Continue**, the Power Calculator main window will be displayed.

However, in this case there are no resources added. The power estimation row for the Routing resources is always available in the Power Calculator. Users are then asked to add more information like the slice, EBR, I/O, PLL and clock tree utilization to calculate the power consumption.

For example, to add logic resources (as shown in Figure 12-14), right-click on **Logic >>** and then select **Add** in the menu that pops up.

| B Wr AF (%) B Width |
|---------------------|
|                     |
|                     |
|                     |
|                     |
|                     |
|                     |
|                     |
|                     |
|                     |

#### Figure 12-14. Power Calculator Main Window – Adding Resources

This would add a new row for the logic resource utilization with clock domain as clk\_1.

Similarly, other resources like EBR, I/Os, PLLs and routing can be added. Each of these resources is for AC power estimation and categorized by clock domains.

## Power Calculator - Creating a New Project With the NCD File

If the post place and routed NCD file is available, the Power Calculator can use it to import the accurate information about the design data and resource utilization and calculate the power. When the Power Calculator is started, the NCD file is automatically placed in the NCD File option, if available in the project directory. Otherwise, the user can browse to the NCD file in the Power Calculator.

Figure 12-15. Power Calculator Start Project Window – With Post Place and Route NCD File

| P | Power Calculator - New Project                                                                                                                      | x |
|---|-----------------------------------------------------------------------------------------------------------------------------------------------------|---|
|   | Power Calculator 4.1<br>Copyright(C) 2004<br>Lattice Semiconductor Corp., All Rights Reserve                                                        | d |
|   | Project Name:     flowlab       Project Directory:     rg april 2004/day3/flow_lab/solution       NCD File:     ow_lab/solution/flowlab.dir/5_1.ncd |   |
|   | Finish Cancel Help                                                                                                                                  |   |


The information from the NCD file is automatically inserted into the correct rows and Power Calculator uses the Clock names from the design, as shown in Figure 12-16.

## Figure 12-16. Power Calculator Main Window – Resource Utilization Picked Up From the NCD File

| Power Calculator                               | w:\training   | ∖fpga trainin  | g april 2004\d      | ay3\flow_lab\s | olution\flowlab. | pep*               |                    |              |                    |                    | _ 🗆 >        |
|------------------------------------------------|---------------|----------------|---------------------|----------------|------------------|--------------------|--------------------|--------------|--------------------|--------------------|--------------|
|                                                | 8    10       | 1              |                     |                |                  |                    |                    |              |                    |                    |              |
| Family: LATTICE                                | -EC 🔽 🕻       | <br>Device: LF | EC20E               | Part Name:     | LFEC20E-3F67     | 2CES 💌             |                    |              |                    |                    |              |
| Vecint: 1.2                                    |               | v              | Junction T          | emperature:    | 0                | с                  |                    |              |                    |                    |              |
| Airflow: 0                                     |               | LFM            | Ambient Tr          | emperature:    | 25               | c                  |                    |              |                    |                    |              |
| - mileri                                       |               |                |                     | internation of | 1                |                    |                    |              |                    |                    |              |
| Type View Power Re                             | eport         |                |                     |                |                  |                    |                    |              |                    |                    |              |
| Power                                          | DC Power      | AC Power       | 1                   |                |                  |                    |                    |              |                    |                    |              |
| Type/BlockID                                   | (mVV)         | (mVV)          |                     |                |                  |                    |                    |              |                    |                    |              |
| Quiescent »                                    | 0.0           | 0.0            | j                   |                |                  |                    |                    |              |                    |                    |              |
| Routing Resource »                             | 339.22        | 0.0            | Freq. (MHz)         | AF (%)         | Routing (%)      | 1                  |                    |              |                    |                    |              |
| x0                                             | n/a           | 0.0            | 0100                | 08             | 0                |                    |                    |              |                    |                    |              |
| x1                                             | n/a           | 0.0            | 0100                | 08             | 0                |                    |                    |              |                    |                    |              |
| x2                                             | n/a           | 0.0            | 0100                | 08             | 0                |                    |                    |              |                    |                    |              |
| ×6                                             | n/a           | 0.0            | 0100                | 0              | 0                |                    |                    |              |                    |                    |              |
| Logic »                                        | 122.38        | 0.01           | Freq. (MHz)         | AF (%)         | Slices           | Dist. RAM          | Carry Chain        | [            |                    |                    |              |
| NO_CLOCK                                       | n/a           | 0.0            | 0100                | 010            | 7                | 0                  | 0                  | 1            |                    |                    |              |
| clkout_k_c                                     | n/a           | 0.0            | 090                 | 010            | 3                | 0                  | 0                  |              |                    |                    |              |
| clkout_op_c                                    | n/a           | 0.0            | 080                 | 010            | 10               | 0                  | 0                  | 1            |                    |                    |              |
| sysclk_c                                       | n/a           | 0.0            | 0100                | 010            | 10               | 0                  | 0                  |              |                    |                    |              |
|                                                | (             |                | 1                   |                |                  | -                  | 1                  | 1            | 1                  | 1                  |              |
| EBR »                                          | 3.36<br>n/a   | 4.35           | Freq. (MHz)<br>0100 | Type<br>PDPRAM | Block RAM        | A Rd AF (%)<br>010 | A Wr AF (%)<br>010 | A Width<br>4 | B Rd AF (%)<br>010 | B Wr AF (%)<br>010 | B Width<br>4 |
| sysclk_c                                       | riza          | 4.00           | 0100                | PDPRAM         | 4                | 010                | 010                | 4            | 010                | 010                | 4            |
| IO »                                           | 0.0           | 58.7           | Freq. (MHz)         | Input AF (%)   | Output AF (%)    | Туре               | Inputs             | Outputs      | Bidir              |                    |              |
| NO_CLOCK                                       | n/a           | 23.7           | 0100                | 010            | 010              | LVCMOS12           | 34                 | 17           | 0                  | 1                  |              |
| clkout_k_c                                     | n/a           | 7.43           | 090                 | 010            | 010              | LVCMOS12           | 0                  | 6            | 0                  |                    |              |
| clkout_op_c                                    | n/a           | 27.54          | 080                 | 010            | 010              | LVCMOS12           | 0                  | 25           | 0                  |                    |              |
| sysclk_c                                       | n/a           | 0.0            | 0100                | 010            | 0                | LVCMOS12           | 1                  | 25           | 0                  |                    |              |
| PLL »                                          | 0.02          | 0.05           | Freq. (MHz)         | PLL            | 1                |                    |                    |              |                    |                    |              |
| clkout_op_c                                    | n/a           | 0.05           | 080                 |                | 4                |                    |                    |              |                    |                    |              |
| sysclk_c                                       | n/a           | 0.02           | 0100                | 1              |                  |                    |                    |              |                    |                    |              |
|                                                |               | 1              |                     |                | _                |                    |                    |              |                    |                    |              |
| Clock Tree »                                   | 118.8         | 10.42          | Freq. (MHz)         |                |                  |                    |                    |              |                    |                    |              |
| clkout_k_c                                     | n/a           | 3.47           | 090                 |                |                  |                    |                    |              |                    |                    |              |
| clkout_op_c                                    | n/a           | 3.08           | 080                 |                |                  |                    |                    |              |                    |                    |              |
| sysclk_c                                       | n/a           | 3.86           | 0100                |                |                  |                    |                    |              |                    |                    |              |
| Total:                                         | 583.78        | 73.53          | 1                   |                |                  |                    |                    |              |                    |                    |              |
| 657.31 mVV                                     | mVV           | mVV            |                     |                |                  |                    |                    |              |                    |                    |              |
|                                                |               |                | 1                   |                |                  |                    |                    |              |                    |                    |              |
| ,                                              |               |                |                     |                |                  |                    |                    |              |                    |                    |              |
| opding depign for or                           | onligation Do | wor Colculat   | or from filo \8/\4  | roining)EDC#   |                  |                    |                    |              |                    |                    | 4            |
| Loading design for ap<br>Training April 2004\D |               |                |                     |                |                  |                    |                    |              |                    |                    |              |
| "flowlab" is an NCD                            |               |                |                     |                |                  |                    |                    |              |                    |                    |              |
| ackage FPBGA672,                               |               |                | , uonico El         |                |                  |                    |                    |              |                    |                    |              |
| _oading device for ap                          | plication Pov |                | r from file 'ep5    | g49x58.nph'    |                  |                    |                    |              |                    |                    |              |
| n environment D:/isp                           | TOOL Stignfr  | naa            |                     |                |                  |                    |                    |              |                    |                    |              |

# **Power Calculator – Open Existing Project**

The Power Calculator – Start Project window also allows users to open an existing project. Select the option **Open Existing Project** and browse to the \*.pep project file and click **Continue**. This opens the existing project in similar windows as discussed above. This is shown in Figure 12-17.



| 🦻 Power Calci | ulator     |            |                  |             |                 |      |          | _      |   |
|---------------|------------|------------|------------------|-------------|-----------------|------|----------|--------|---|
| File Help     |            |            |                  |             |                 |      |          |        | , |
| 0 😅 🖪         | 8          |            |                  |             |                 |      |          |        |   |
| Family:       | ATTICE-XP  | Device:    | .FXP10C 🔽 Parl   | Name:       | LFXP10C-3F256CE | is 🔽 |          |        |   |
| Vccint: 0     |            | l v        | Junction Tempera | ture:       | /<br>           | c    |          |        |   |
| Airflow: 0    |            | LFM        | Ambient Temperat | ture:       |                 | с    |          |        |   |
|               |            |            | · · ·            |             |                 |      |          |        |   |
| Type View Po  | wer Report |            |                  |             |                 |      |          |        |   |
|               |            |            |                  |             |                 |      |          |        |   |
|               |            |            |                  |             |                 |      |          |        |   |
|               |            |            |                  |             |                 |      |          |        |   |
|               |            |            |                  |             |                 |      |          |        | . |
|               |            | 🔊 Open P   | ower Project     |             |                 |      |          | ×      |   |
|               |            | Look in:   | : 🗋 solution     |             |                 |      | ▼ €.     | ri 🖽 🖽 |   |
|               |            |            | a flowlab.dir    |             |                 |      |          | _      |   |
|               |            |            | 2 🗋 syntmp       |             |                 |      |          |        |   |
|               |            | Rece       |                  |             |                 |      |          |        |   |
|               |            | ſ          | flowlab.pe       |             |                 |      |          |        |   |
|               |            | Deskt      |                  |             |                 |      |          |        |   |
|               |            | <u> 76</u> |                  |             |                 |      |          |        |   |
|               |            |            |                  |             |                 |      |          |        |   |
|               |            | My Docu    | iments           |             |                 |      |          |        |   |
|               |            |            |                  |             |                 |      |          |        |   |
|               |            | My Com     |                  |             |                 |      |          |        |   |
| <u> </u>      |            | _ 8        |                  |             |                 |      |          |        |   |
|               |            | My Netw    |                  |             |                 |      |          |        |   |
|               |            | WIY NELW   | File name:       | flowlab.pep | 1               |      |          | Open   |   |
|               |            |            | Files of type:   | Power Proi  | ect File (.pep) |      | <b>_</b> | Cancel |   |
|               |            |            | 1 100 01 () po.  | Power Proje | sci File (.pep) |      | Ľ        | Cancer |   |
|               |            |            |                  |             |                 |      |          |        | - |
| 1             |            |            |                  |             |                 |      |          |        |   |

#### **Power Calculator – Total Power**

The Power Calculator project created or opened using any of the methods discussed here would allow a user to calculate the power consumption for the device running with their design.

The estimated power is indicated in the Total section at the bottom of the table as shown in Figure 12-18.

Figure 12-18. Calculated Power in the Power Calculator Main Window

| Power Calculato<br>File Help | r w:\training     | \fpga trainin    | g april 2004\d                | ay3\flow_lab\s | olution\flowlab. | pep*               |                    |         |                    | ļ                     | - 0 > |
|------------------------------|-------------------|------------------|-------------------------------|----------------|------------------|--------------------|--------------------|---------|--------------------|-----------------------|-------|
|                              | 8                 | 1                |                               |                |                  |                    |                    |         |                    |                       |       |
| Family: LATTIC               | E-EC 🔽 🛙          | <br>Device: LF   | EC20E                         | Part Name:     | LFEC20E-3F67:    | 2CES 💌             |                    |         |                    |                       |       |
| Vecint: 1.2                  |                   | v                | Junction T                    | emperature:    | 0                | с                  |                    |         |                    |                       |       |
| Airflow: 0                   |                   | LFM              | Ambient Tr                    | emperature:    | 25               | c                  |                    |         |                    |                       |       |
| ranorri p                    |                   |                  |                               | internation of | 1                |                    |                    |         |                    |                       |       |
| Type View Power R            | leport            |                  |                               |                |                  |                    |                    |         |                    |                       |       |
|                              |                   | 4                | 4                             |                |                  |                    |                    |         |                    |                       |       |
| Power<br>Type/BlockID        | DC Power<br>(mVV) | AC Power<br>(mW) |                               |                |                  |                    |                    |         |                    |                       |       |
| Quiescent »                  | 0.0               | 0.0              | ]                             |                |                  |                    |                    |         |                    |                       |       |
| Routing Resource »           | 339.22            | 0.0              | Freq. (MHz)                   | AF (%)         | Routing (%)      | [                  |                    |         |                    |                       |       |
| x0                           | n/a               | 0.0              | 0100                          | 08             | 0                |                    |                    |         |                    |                       |       |
| x1                           | n/a               | 0.0              | 0100                          | 08             | 0                |                    |                    |         |                    |                       |       |
| x2                           | n/a               | 0.0              | 0100                          | 08             | 0                | -                  |                    |         |                    |                       |       |
| ×6                           | n/a               | 0.0              | 0100                          | 0              | 0                |                    |                    |         |                    |                       |       |
|                              | 1                 |                  | 1                             |                | ,                |                    | 1                  |         |                    |                       |       |
| Logic »                      | 122.38            | 0.01             | Freq. (MHz)                   | AF (%)         | Slices           | Dist. RAM          | Carry Chain        | 1       |                    |                       |       |
| NO_CLOCK                     | n/a               | 0.0              | 0100                          | 010            | 7                | 0                  | 0                  |         |                    |                       |       |
| clkout_k_c                   | n/a               | 0.0              | 090                           | 010            | 3                | 0                  | 0                  | -       |                    |                       |       |
| clkout_op_c                  | n/a               | 0.0              | 080                           | 010            | 10               | 0                  | 0                  | -       |                    |                       |       |
| sysclk_c                     | n/a               | 0.0              | 0100                          | 010            | 10               | 0                  | 0                  |         |                    |                       |       |
| EBR »                        | 3.36              | 4.35             | Ener Alles                    | Time           | Block RAM        |                    | 1 0.300 0 E (0()   | A Width |                    | BWFAF(%) BW           | s     |
| sysclk_c                     | n/a               | 4.35             | Freq. (MHz)<br>0100           | Type<br>PDPRAM |                  | A Rd AF (%)<br>010 | A Wr AF (%)<br>010 | 4       | B Rd AF (%)<br>010 | BWrAF(%) BWi<br>010 4 | iain  |
| sysem_c                      | 11/04             | 4.55             | 0100                          | PPHONE         |                  | 010                | 010                | 7       | 010                | 1010                  | _     |
| IO »                         | 0.0               | 58.7             | Freq. (MHz)                   | Input AF (%)   | Output AF (%)    | Туре               | Inputs             | Outputs | Bidir              |                       |       |
| NO_CLOCK                     | n/a               | 23.7             | 0100                          | 010            | 010              | LVCMOS12           | 34                 | 17      | 0                  |                       |       |
| clkout_k_c                   | n/a               | 7.43             | 090                           | 010            | 010              | LVCMOS12           | 0                  | 6       | 0                  |                       |       |
| clkout_op_c                  | n/a               | 27.54            | 080                           | 010            | 010              | LVCMOS12           | 0                  | 25      | 0                  |                       |       |
| sysclk_c                     | n/a               | 0.0              | 0100                          | 010            | 0                | LVCMOS12           | 1                  | 25      | 0                  |                       |       |
|                              | 1                 |                  |                               |                |                  |                    |                    |         |                    |                       |       |
| PLL »                        | 0.02              | 0.05             | Freq. (MHz)                   | PLL            | ]                |                    |                    |         |                    |                       |       |
| clkout_op_c                  | n/a               | 0.02             | 080                           | 1              |                  |                    |                    |         |                    |                       |       |
| sysclk_c                     | n/a               | 0.03             | 0100                          | 1              |                  |                    |                    |         |                    |                       |       |
| Clock Tree »                 | 118.8             | 10.42            | Freq. (MHz)                   | 1              |                  |                    |                    |         |                    |                       |       |
| click free »                 | n/a               | 3.47             | 090                           | 1              |                  |                    |                    |         |                    |                       |       |
| clkout_op_c                  | n/a               | 3.08             | 080                           | -              |                  |                    |                    |         |                    |                       |       |
| sysclk_c                     | n/a               | 3.86             | 0100                          | -              |                  |                    |                    |         |                    |                       |       |
| <u> </u>                     |                   | 1                |                               | -              |                  |                    |                    |         |                    |                       |       |
| Total:                       | 583.78            | 73.53            |                               |                |                  |                    |                    |         |                    |                       |       |
| 657.31 mVV                   | mVV               | mVV              |                               |                |                  |                    |                    |         |                    |                       |       |
|                              |                   |                  | 1                             |                |                  |                    |                    |         |                    |                       |       |
|                              |                   |                  |                               |                |                  |                    |                    |         |                    |                       |       |
| Loading design for a         | nnlication Do     | wor Colculat     | or from filo <sup>10/14</sup> | roining)EDC#   |                  |                    |                    |         |                    |                       | -     |
| Training April 2004\E        |                   |                  |                               |                |                  |                    |                    |         |                    |                       |       |
| "flowlab" is an NCI          |                   |                  |                               |                |                  |                    |                    |         |                    |                       |       |
| oackage FPBGA672             |                   |                  |                               |                |                  |                    |                    |         |                    |                       |       |
| _oading device for a         |                   |                  | or from file 'ep5             | g49x58.nph'    |                  |                    |                    |         |                    |                       |       |
| n environment D:/is;         | pTOOLS/ispfp      | oqa.             |                               |                |                  |                    |                    |         |                    |                       |       |

The second and third columns from the left indicate the DC (or static) and AC (or dynamic) power consumption. The total power consumption for the design can be seen in the same table. Scroll down to the row labeled **Total**.

# **Activity Factor Calculation**

The Activity Factor relates to how often a signal transitions. Each transition of a signal adds to the current consumption of a device. The average of all the signal Activity Factors will give you the device AF. Take for example a 16-bit counter. The LSB node of a 16-bit counter is switching every clock rising edge and its Activity Factor is 1. The

# Lattice Semiconductor

second node is switching every other clock rising edge that corresponds to an Activity Factor of 1/2. The third node is switching every fourth clock rising edge for an Activity Factor of 1/4. The series for the sequence of 16 nodes is 1 + 1/2 + 1/4 + 1/8 + 1/16 + ... + 1/215 converges to 2. Assuming a sum of 2 for the counter, divide by the total number of nodes (16) to measure the average AF per counter of 2/16 = 0.125.

# **Ambient and Junction Temperature and Airflow**

A common method of characterizing a packaged device's thermal performance is with thermal resistance,  $\Theta$ . For a semiconductor device, thermal resistance indicates the steady state temperature rise of the die junction above a given reference for each watt of power (heat) dissipated at the die surface. Its units are °C/W.

The most common examples are  $\Theta_{JA}$ , thermal resistance junction-to-ambient (in °C/W) and  $\Theta_{JC}$ , thermal resistance junction-to-case (also in °C/W). Another factor is  $\Theta_{JB}$ , thermal resistance junction-to-board (in °C/W).

Knowing the reference (i.e. ambient, case or board) temperature, the power, and the relevant  $\Theta$  value, the junction temperature can be calculated as per following equations.

| $T_J = T_A + \Theta_{JA} * P$ | (1) |
|-------------------------------|-----|
| $T_J = T_C + \Theta_{JC} * P$ | (2) |
| $T_J = T_B + \Theta_{JB} * P$ | (3) |

Where  $T_J$ ,  $T_A$ ,  $T_C$  and  $T_B$  are the junction, ambient, case (or package) and board temperatures (in °C) respectively. P is the total power dissipation of the device.

 $\Theta_{JA}$  is commonly used with natural and forced convection air-cooled systems.  $\Theta_{JC}$  is useful when the package has a high conductivity case mounted directly to a PCB or heatsink. And  $\Theta_{JB}$  applies when the board temperature adjacent to the package is known.

Power Calculator utilizes the Ambient Temperature (°C) to calculate the junction temperature (°C) based on the  $\Theta_{JA}$  for the targeted device, per Equation 1 above. Users can also provide the airflow values (in LFM) to get a more accurate value of the junction temperature.

# Managing Power Consumption

There are several design techniques that FPGA designers can use to reduce overall FPGA power consumption or reduce its impact on junction temperature. Some of these are:

- 1. **Reducing operating voltage.** For example, operating at the low end of the voltage range allowed, given the nominal voltage chosen.
- 2. **Optimizing the clock frequency.** Often clock rate can be reduced, for all or some portions of the design.
- 3. Reducing the span of the design across the device. A more closely placed design utilizes less routing resources and hence less power consumption.
- 4. Reducing the voltage swing of the I/Os where possible. A double-ended LVDS has much less voltage swing as compared to single-ended CMOS.
- 5. **Using optimum encoding where possible.** For example, a 16-bit binary counter has, on average, only a 12% Activity Factor while a 7-bit binary counter has an average of 28% Activity Factor. On the other hand, a 7-bit LFSR counter will toggle at an Activity factor of 50%, which causes higher power consumption. A gray code counter, where only one bit changes at each clock edge, will use the least amount of power, with an Activity Factor of less than 10%.

Techniques for minimizing the operating junction temperature include:

- 1. Choosing packages with a higher  $\Theta_{J.}$
- 2. Placing heat sinks and thermal planes around the device on the PCB.
- 3. Better airflow techniques using mechanical airflow guides and fans (both system fans and device-mounted fans).

# **Power Calculator Assumptions**

The Power Calculator tool is based on the typical numbers. These are preliminary numbers and they are for estimation purposes only. The actual power consumption depends upon a number of factors.

The Power Calculator is used for estimating the power consumption on the core voltage supply,  $V_{CC}$  and  $V_{CCIO.}$ Other voltage supplies,  $V_{CCAUX}$  and  $V_{CCJ}$ , represent a much lower portion of total power. The present version of does not take into account these power supplies.

Also, the present version of the tool uses the default values of the core voltages,  $V_{CC}$ ; for example, the LFEC6E-3 F484C device from the LatticeEC family, which is a 1.2V device, will use 1.2V as the  $V_{CC}$  to calculate the power consumption. Future versions of this tool will allow users to specify all these voltages for a more accurate power consumption number.

Similarly, the tool uses the default values for the I/O supplies. For example, the LVCMOS 1.2V would use the 1.2V for calculation. Future versions will allow users to enter a voltage number of their choice.

# **Technical Support Assistance**

- Hotline: 1-800-LATTICE (North America) +1-408-826-6002 (Outside North America) e-mail: techsupport@latticesemi.com
- Internet: www.latticesemi.com



# LatticeECP/EC sysCONFIG Usage Guide

June 2004

Technical Note TN1053

# Introduction

The memory in LatticeECP<sup>™</sup> and LatticeEC<sup>™</sup> FPGAs is built using volatile SRAM. When the power is removed, the SRAM cells lose their contents. A supporting non-volatile memory is required to configure the device on powerup and at any time the device needs to be updated. The LatticeECP/EC devices support a sysCONFIG<sup>™</sup> interface that provides multiple configuration modes as well as the dedicated ispJTAG<sup>™</sup> port and boundary scan. The different programming modes are listed below.

- SPI3
- SPIX
- Master Serial
- Slave Serial
- Master Parallel
- Slave Parallel
- ispJTAG (1149.1 Interface)

This technical note will cover all the configuration options available for LatticeECP/EC devices.

# **Configuration Pins**

The LatticeECP/EC devices support two types of sysCONFIG pins, dedicated and dual-purpose. The dual-purpose pins are available as extra I/O pins if they are not used for configuration. A programmable option controls the dual-purpose configuration pins. This option is made via a preference in Lattice ispLEVER<sup>®</sup> software, or as an HDL source file attribute. The LatticeECP/EC devices also support the ispJTAG port for configuration, including transparent read back and JTAG testing. The following sections describe the functionality of the sysCONFIG and JTAG pins. Table 13-1 is provided for reference.

| Pin(s)            | Description                       | <b>Default Pin Function</b> | Mode Used                      |
|-------------------|-----------------------------------|-----------------------------|--------------------------------|
| CFG[0:2]          | Input                             | Dedicated                   | All                            |
| PROGRAMN          | Input                             | Dedicated                   | All                            |
| INITN             | Bi-directional open drain         | Dedicated                   | All                            |
| DONE <sup>1</sup> | Bi-directional                    | Dedicated                   | All                            |
| CCLK              | Output or input                   | Dedicated                   | MASTER = output, SLAVE = input |
| DI/CSSPIN         | Input/output with weak pull-up    | See Note 2                  | SERIAL/SPI                     |
| DOUT/CSON         | Output                            | See Note 2                  | SERIAL/PARALLEL                |
| CSN               | Input                             | See Note 2                  | PARALLEL                       |
| CS1N              | Input                             | See Note 2                  | PARALLEL                       |
| WRITEN            | Input                             | See Note 2                  | PARALLEL                       |
| BUSY              | Output                            | See Note 2                  | PARALLEL/SPI                   |
| D[0:7]            | Input or output                   | See Note 2                  | PARALLEL/SPI                   |
| TDI               | Input with pull-up                | Dedicated                   | JTAG                           |
| TDO               | Output                            | Dedicated                   | JTAG                           |
| ТСК               | Input with hysteresis, no pull-up | Dedicated                   | JTAG                           |
| TMS               | Input with pull-up                | Dedicated                   | JTAG                           |

Table 13-1. Configuration Pins for LatticeECP/EC Devices

1. Defaults to open drain with an internal pull-up.

2. If used for configuration, this pin is not available as an I/O.

© 2004 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

## Dedicated Control Pins

The following is a description of the LatticeECP/EC's dedicated sysCONFIG pins used for controlling configuration.

#### CFG[0:2]

The Configuration Mode pins CFG[0:2] are input pins. They are used to select the configuration mode. Depending on the configuration mode selected, different groups of dual-purpose configuration pins will be activated on Power-On-Reset or when the PROGRAMN pin is driven low.

#### PROGRAMN

The PROGRAMN pin is an input to the device used to initiate a Programming sequence. A high to low signal applied to the pin sets the device into configuration mode. The PROGRAMN pin can be used to trigger programming other than at powering up. If the device is using JTAG, the device will ignore the PROGRAMN pin until the device is released from the JTAG mode.

#### INITN

The INITN pin is a bidirectional open drain control pin. It is capable of driving a low pulse out as well as detecting a low pulse driven in. When the PROGRAMN Pin is driven low or after the Power-On-Reset reset signal is released during Power-up, the INITN pin will be driven low to reset the configuration circuitry and the External PROM. The configuration memory will be cleared and the INITN pin will remain low as long as the PROGRAMN pin is low. To delay configuration the INITN pin can be held low externally. The device will not enter configuration mode as long as the INITN pin is held low.

During configuration, the INITN pin becomes an error detection pin. It will be driven low whenever a configuration error occurs.

#### DONE

The DONE pin is a bidirectional control pin. It can be configured as an open drain or active drive control pin. The DONE pin will be driven low when the device is in configuration mode and the internal DONE bit is not programmed. When the INITN and PROGRAMN pins are high and the DONE bit is programmed, the DONE pin will be released. An open drain DONE pin can be held low externally and, depending on the wake-up sequence selected, the device will not become functional until the DONE pin is released.

#### CCLK

The CCLK pin is a bi-directional pin. The direction depends on whether a Master Mode or Slave Mode is selected. If a Master Mode is selected when the CFG pins are sampled, the CCLK pin will become an output pin; otherwise CCLK will become an input pin. If the CCLK pin becomes an output pin, the internal programmable oscillator is connected to the CCLK and is driven out to slave devices. CCLK will stop 100 to 500 clocks cycles after the DONE pin is brought high and the device wake-up sequence completed. The extra clock cycles are provided to ensure that enough clock cycles are provided to wake up other devices in the chain. When stopped, CCLK will become tristated as an input. The CCLK will restart on the next configuration initialization sequence such as the PROGRAMN pin being toggled. The MCCLK\_FREQ Parameter controls the CCLK Master frequency. See the Master Clock Selection section of this document for more information.

## Dual-Purpose sysCONFIG Pins

The following is a list of dual-purpose sysCONFIG pins. If any of these pins are used for configuration they will not be available as I/O after configuration. After configuration these pins are tristated and weakly pulled up.

#### **DI/CSSPIN**

The DI/CSSPIN dual-purpose pin is designated as DI (Data Input) for all of the serial bit stream configurations such as Slave Serial. DI supports an internal weak pull up. When a serial mode is selected, the DI pin can become an I/O when not used in a configuration mode.

In either SPI3 or SPIX mode, the DI/CSSPIN becomes the dedicated Chip Select output to drive the SPI Flash chip select. CSSPIN will drive high when the LatticeECP/EC device is not in the process of configuration through the SPI Port.

# Lattice Semiconductor

## D[0:7]

The D[0:7] pins support both the SPI mode and Parallel configuration modes. In the Parallel configuration modes, the D[0:7] pins are tri-stated bi-directional I/O pins used for parallel data write and read. A byte of data is driven into or read from these pins. When the WRITEN signal is low and the CSN and CS1N pins are low, the D[0:7] pins will become an input. When the WRITEN signal is driven high and the CSN and CS1N pins are low, the pins become output pins for reading. The PERSISTENT preference must be set to support read back to preserve the D[0:7] pins so the device can monitor for the read back instruction. The CSN and CS1N pins will enable the Data D[0:7] pins.

In SPI mode, the D[0:7] pins become individual inputs for one or more SPI memory outputs. If more than one SPI memory is used, SPI memory zero output will be wired to D[0], SPI memory one output will be wired to D[1], the data fed to these pins will be interleaved and then sent to the internal configuration engine. For SPIX Mode, the D[0:7] pins will also support sampling of external resistors for determining the Read Op Code.

#### DOUT/CSON

The DOUT/CSON pin is an output pin and has two purposes. For serial and parallel configuration modes, when the BYPASS mode is selected, this pin will become DOUT. When the device in BYPASS becomes fully configured, a BYPASS instruction will be executed and the data on DI or D[0:7] will then be presented to the DOUT pin through a bypass register to serially pass the data to the next device. In a parallel configuration mode D[0] will be shifted out first followed by D[1], D[2], and so on.

For parallel configuration modes, when the FLOW\_THROUGH mode is selected, this pin will become the Chip Select OUT (CSON). In the FLOW\_THROUGH mode, when the device is fully configured, the Flow Through instruction will be executed and the CSON pin will be driven low to enable the next device chip select pin.

The DOUT/CSON bypass register will drive out a HIGH upon power up and continue to do so till the execution of the Bypass/Flow Through instruction within the bit stream.

#### CSN and CS1N

Both CSN and CS1N are active low control input pins. When CSN OR CS1N are high, D[0:7], INITN and BUSY pins are tri-stated. When the CSN and CS1N pins are both high, they will reset the flow-through/bypass register. CSN and CS1N are interchangeable when controlling the D[0:7], INITN and BUSY pins.

#### WRITEN

The WRITEN pin is an active low control input pin. The WRITEN pin is used to determine the direction of the data pins D[0:7]. The WRITEN pin is driven low when a byte of data is to be shifted into the device during programming. The WRITEN pin will be driven high when data is to be read from the device through a parallel configuration mode. The WRITEN pin is not used for serial configuration modes.

#### **BUSY/SISPI**

The BUSY/SISPI pin is a dual function pin. In the parallel configuration mode, the BUSY pin is a tri-stated output. The BUSY pin will be driven low by the device only when it is ready to receive a byte of data at D[0:7] pins or a byte of data is ready for reading. The BUSY pin can be used to support asynchronous peripheral mode. This is to acknowledge that the device might need extra time to execute a command.

In the SPI configuration modes, the BUSY/SISPI pin becomes an output pin that drives read control data back to the SPI memory.

# ispJTAG Pins

The ispJTAG pins are the standard IEEE 1149.1 TAP pins. The ispJTAG pins are dedicated pins and are always accessible when the LatticeECP/EC device is powered up. In addition, the dedicated sysCONFIG pins such as the DONE pin as described in the Dual-Purpose Control Pins section of this document are also available when using LatticeECP/EC ispJTAG pins. The dedicated sysCONFIG pins are not required for JTAG operation, but may be useful at times.

## TDO

The Test Data Output pin is used to shift out serial test instructions and data. When TDO is not being driven by the internal circuitry, the pin will be in a high impedance state.

### TDI

The Test Data Input pin is used to shift in serial test instruction and data. An internal pull-up resistor on the TDI pin is provided. The internal resistor is pulled up to  $V_{CCJ}$ .

#### TMS

The Test Mode Select pin controls test operations on the TAP controller. On the falling edge of TCK, depending on if TMS is high or low, a transition will be made in the TAP controller state machine. An internal pull-up resistor on the TMS pin is provided. The internal resistor is pulled up to  $V_{CCJ}$ .

### тск

The test clock pin TCK provides the clock to run the TAP controller, loading and reloading the data and instruction registers. TCK can be stopped in either the high or low state and can be clocked at frequencies up to the frequency indicated in the device data sheet. The TCK pin supports hysteresis, with the value shown in the DC parameter table of the data sheet.

#### **Optional TRST**

The JTAG Test Reset pin TRST in not supported in the LatticeECP/EC devices.

### V<sub>CCJ</sub>

JTAG V<sub>CC</sub> supplies independent power to the JTAG port to allow chaining with other JTAG devices at a common voltage.

# **Configuration and JTAG Pin Physical Description**

All of the control pins and programming bus default to LVCMOS. The bank  $V_{CCO}$  pin determines the voltage level of the sysCONFIG pins. The JTAG pin voltage levels are determined by the  $V_{CCJ}$  pin voltage level. Controlling the JTAG pin by  $V_{CCJ}$  allows the device to support different JTAG chain voltages. For further JTAG chain questions, see *In-System Programming Design Guidelines for ispJTAG Devices,* available on the Lattice web site at <u>www.latticesemi.com</u>.

# **Configuration Modes**

The LatticeECP/EC devices support many different types of configuration modes utilizing either serial or parallel data inputs. On power-up or upon driving the PROGRAMN pin low, the CFG[2:0] pins are sampled to determine the mode the devices will be configured in. Table 13-2 lists the Mode, CFG[0:2] state and the software CONFIG\_MODE parameters. The following subsections break down each configuration mode individually.

| Mode                               | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter    |
|------------------------------------|--------|--------|--------|--------------------------|
| SPI3                               | 0      | 0      | 0      | SPI3                     |
| SPIX                               | 0      | 0      | 1      | SPIX                     |
| Master Serial (Bypass OFF)         | 1      | 0      | 0      | MASTER_SERIAL            |
| Master Serial (Bypass ON)          | 1      | 0      | 0      | MASTER_SERIAL_BYPASS     |
| Slave Serial (Bypass OFF)          | 1      | 0      | 1      | SLAVE_SERIAL (Default)   |
| Slave Serial (Bypass On)           | 1      | 0      | 1      | SLAVE_SERIAL_BYPASS      |
| Master Parallel (Flow Through OFF) | 1      | 1      | 0      | MASTER_PARLLEL           |
| Master Parallel (Flow Through ON)  | 1      | 1      | 0      | MASTER_PARLLEL_FLOWTHR   |
| Slave Parallel                     | 1      | 1      | 1      | SLAVE_PARALLEL           |
| Slave Parallel (Bypass ON)         | 1      | 1      | 1      | SLAVE_PARALLEL_BYPASS    |
| Slave Parallel (Flow Through ON)   | 1      | 1      | 1      | SLAVE_PARALLEL_FLOWTHR   |
| ispJTAG (1149.1 interface)         | Х      | Х      | Х      | Any CONFIG_MODE or NONE1 |

Table 13-2. Configuration Modes for the LatticeECP/EC Devices

# **Configuration Options**

Several configuration options are available for each configuration mode. When daisy chaining multiple FPGA devices, an overflow option is provided for serial and parallel configuration modes. When using a master clock, the master clock frequency can be set within a range as determined by the device. By setting the proper parameter in the Lattice design software, the selected configuration options are set in the generated bit stream. As the bit stream is loaded into the device, the selected configuration options will take effect. These options are described in the following sections and are software selectable by the Lattice design software.

## **Bypass Option**

The Bypass option is used in parallel and serial device daisy chains for a slave serial device. When the bypass device has completed configuration and the Bypass option preference is selected, data coming into the device configuration port will overflow serially out of DOUT to the DI of the next slave serial device. The Bypass configuration selection is supported in the CONFIG\_MODE selections as shown in Table 13-2.

In serial configuration mode, the Bypass option connects the DI to DOUT, via a bypass register upon completion of configuration. The bypass register is initialized with a '1' at the beginning of configuration. In parallel configuration mode, the Bypass option causes the data incoming from D[0:7] to be serially shifted to DOUT after completion of configuration. The serialized byte wide register will be shifted to DOUT through the bypass register. D7 of the byte wide data will be shifted out first and followed by D6, D5, and so on.

Once the Bypass option starts, the device will remain in Bypass until the Wake-up sequence completes. One option to get out of the Bypass option is to toggle CSN and CS1N, which will act as a reset signal. Refer to the Master Parallel Mode section of this document for more details.

# Flow Though Option

The Flow Through option pulls the CSON pin low when the device has completed its configuration. The Flow Through option can be implemented with either Master or Slave Parallel configuration modes as referenced in Table 13-2. The Flow Through option will drive out a static low signal on the CSON pin. The Flow Through option will also tri-state the device D[0:7], INITN and BUSY pins when configuration is completed on the device in order to not interfere with the next daisy chained device to be configured.

Once the Flow Through option starts, the device will remain in Flow Through until the Wake-up sequence completes. One option to get out of the Flow Through option is to toggle CS0 and CS1, which will act as a reset signal. Refer to the Master Parallel Mode section of this document for more details.

#### Master Clock

When the user has determined that a device will be a Master, the CCLK will become an output clock with the frequency set by the user. Until early in the configuration, the device is configured with a default Master Clock Frequency of 2.5MHz. One of the first configuration bits set will be the Master Clock. The CFG[0] pin will determine whether the Master Clock is used. See the device-specific section of the CFG[0:2] descriptions.

The user can determine which Master Clock frequency to use by setting the MCCLK\_FREQ preference in the Lattice design software. The MCCLK\_FREQ preference will set the frequency of the Master Clock if selected by the CONFIG\_MODE and the CFG[0:2] pins. Default is the lowest frequency supported by the device. The user can select a different clock speed, which will take effect just after configuration starts or if the device is reconfigured prior to power down. See the LatticeECP/EC FPGA Family Data Sheet for MCLK\_FREQ selections.

### SPI3 Mode

| Mode | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter |
|------|--------|--------|--------|-----------------------|
| SPI3 | 0      | 0      | 0      | SPI3                  |


The LatticeECP/EC devices offer a direct connection for memories that support the SPI3 standard. By setting the configuration pins CFG[0:2] = b'000, the LatticeECP/EC devices will configure using the SPI3 interface. The SPI3 interface offers several combinations of memory to FPGA.

- 1. One FPGA, one SPI Flash
- 2. Multiple FPGA, one SPI Flash
- 3. One FPGA, two SPI Flash
- 4. Multiple FPGA, Multiple SPI Flash is not allowed. The circuitry to support the any number of SPI Flash is not available to serialize out DOUT.

#### One FPGA, One SPI Flash

The simple SPI application is one SPI Flash serial connected to the D0 of the LatticeECP/EC devices in SPI mode, as shown in Figure 13-1.


#### Figure 13-1. Simple Interface for FPGA Bootup in SPI3 Mode



#### Multiple FPGA, One SPI Flash

With a sufficiently large SPI Flash, multiple FPGAs can be configured as shown in Figure 13-2. The first FPGA is configured in SPI Mode, the following FPGAs are configured in Slave Serial Mode.






#### One FPGA, Two SPI Flash

The LatticeECP/EC devices support two Flash to configure a single device as shown in Figure 13-3. The two Flash option is supported to allow use of smaller SPI Flash devices to configure a larger FPGA. Lattice's ispVM<sup>®</sup> System software divides the configuration bit stream evenly among each selected SPI memory. As the LatticeECP/EC device starts to download from the two SPI memories, the data streams feed into D0 and D1 in a parallel fashion and are reassembled internally.

#### Figure 13-3. Two SPI Flash




## **SPIX Mode**

| Mode | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter |
|------|--------|--------|--------|-----------------------|
| SPIX | 0      | 0      | 1      | SPIX                  |

Not all SPI memories are the same. A read operation code is required to be fed to the SPI Flash at the time configuration starts. For many, that op code is 03 Hex. For other memories that require a different read operation code other than 03 Hex, the SPIX format is supported. In SPIX mode the read operation code is coded into the D[0:7] pins through the use of pull-ups and pull-downs as shown in Figure 13-4. When configuration begins in the SPIX mode the D[0:7] pins are sampled and the corresponding sampled read operation code will be fed to the SPI device so the FPGA can begin read back.

All combinations of SPI3 Flash and LatticeECP/EC FPGAs are valid in the SPIX mode as well. The only addition is the pull-up and pull-down resistors placed on D[0:7] as shown in Figure 13-4.





\*D0 connects to SO and resistor.

## **Master Serial Mode**


| Mode                               | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter |
|------------------------------------|--------|--------|--------|-----------------------|
| Master Serial (no overflow option) | 1      | 0      | 0      | MASTER_SERIAL         |
| Master Serial (Bypass ON)          | 1      | 0      | 0      | MASTER_SERIAL_BYPASS  |

Configuration of the LatticeECP/EC device in Master Serial mode will drive the CCLK signal out to the Slave Serial devices in the chain and the SPROM that will provide the serial bit stream. The device accepts the data at DI on the rising edge of CCLK. The Master Serial device starts driving CCLK after INITN transitions from low to high and continues to drive the CCLK until the external DONE pin is driven high and one hundred plus clock cycles have been generated. The CCLK frequency on power-up defaults to 2.5MHz. The master clock frequency default remains until the new clock frequency is loaded from the bit stream into the device.

If a Master Serial device is daisy chained with other serial devices, once the master device is fully configured, the bypass option will take effect. As additional data is presented to the Master DI pin, the data will be bypassed to the next device on the DOUT pin.

Figure 13-5 shows a master serial daisy chain. The daisy chain method allows multiple Lattice FPGA devices to be configured together. The first device in the daisy chain operates in Master Serial Mode with the Bypass option, while the other Lattice FPGA devices in the daisy chain operate in Slave Serial Mode.

Figure 13-5. Master and Slave Serial Daisy Chained



## Slave Serial Mode

| Mode                              | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter  |
|-----------------------------------|--------|--------|--------|------------------------|
| Slave Serial (no overflow option) | 1      | 0      | 1      | SLAVE_SERIAL (Default) |
| Slave Serial (Bypass On)          | 1      | 0      | 1      | SLAVE_SERIAL_BYPASS    |

Slave Serial Mode is the default mode for configuration in the Lattice design software. In Slave Serial mode the CCLK pin becomes an input and will receive the incoming clock. The device accepts the data at DI on the rising edge of CCLK. After the device is fully configured, if the Bypass option has been set, data sent to DI will be presented to the next device on the DOUT pin as shown in Figure 13-5.

## Master Parallel Mode


| Mode                                 | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter  |
|--------------------------------------|--------|--------|--------|------------------------|
| Master Parallel (no overflow option) | 1      | 1      | 0      | MASTER_PARLLEL         |
| Master Parallel (Bypass ON)          | 1      | 1      | 0      | MASTER_PARLLEL_BYPASS  |
| Master Parallel (Flow Through ON)    | 1      | 1      | 0      | MASTER_PARLLEL_FLOWTHR |


Configuration using Master Parallel Mode is used to work together with a parallel port PROM without additional external logic. When Master Parallel Mode is chosen, the device will generate CCLK as specified by the MCLK\_FREQ preference. The CCLK signal is used to provide a programming clock to the PROM and slave devices. Data is transferred byte wide to the D[0:7] pins. The WRITEN pin must be held low to write to the device. If an overflow option is not selected, the CSN and CS1N pins must be driven low to enable configuration and read back.

Master Parallel Mode can also be used for read back of the internal configuration. By driving the WRITEN pin high, the device will "listen" for the read back instructions on the D[0:7] pins. In order to support read back, the PERSIS-TENCE Preference must be set in the Lattice design software. See the Persistence section of this technical note for more information on the PERSISTENCE preference.

The Master Parallel Mode can support two types of overflow, Bypass and Flow Through. If the Bypass option is set, the data presented to the D[0:7] pins will be serialized and bypassed to the DOUT pin when the configuration is complete. If the Flow Through option is set, upon completion of the configuration, the CSOUT signal will drive the following Parallel Mode device chip select as shown in Figure 13-6.

If either overflow option is selected, the CSN or CS1N pins can be toggled to reset the Master Parallel device out of the Overflow option, otherwise both chip select pins should be held low to keep the device active for configuration.





# **Slave Parallel Mode**

| Mode                                | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter  |
|-------------------------------------|--------|--------|--------|------------------------|
| Slave Parallel (no overflow option) | 1      | 1      | 1      | SLAVE_PARALLEL         |
| Slave Parallel (Bypass ON)          | 1      | 1      | 1      | SLAVE_PARALLEL_BYPASS  |
| Slave Parallel (Flow Through ON)    | 1      | 1      | 1      | SLAVE_PARALLEL_FLOWTHR |

In Slave Parallel Mode, a host system sends the configuration data in a byte wide stream to the device. The CCLK, CSN, CS1N and the WRITEN signal are provided by the host system such as a Master Parallel mode device as shown in Figure 13-6.

The Slave Parallel configuration mode allows multiple devices to be chained in parallel.

To support asynchronous configuration, where the host may provide data faster than the FPGA can handle it, the Slave Parallel mode can use the BUSY signal. By driving the BUSY signal high, the Slave Parallel device tells the host to pause sending data.




Figure 13-7. Asynchronous Usage of Slave Parallel Configuration Mode

Figure 13-7 shows the Asynchronous peripheral write sequence using the Bypass option. To send configuration data to a device, the WRITEN signal has to be asserted. During the write cycle, the BUSY signal provides hand-shaking between the host system and the LatticeECP/EC device. When the BUSY signal is low, the device is ready to read a byte of data at the next rising edge of CCLK. The BUSY signal is set high when the device reads the data and the device requires extra clock cycles to process the data.

The CSN or CS1N signals can be used to temporarily stop the write process by setting either to a high state if the host system is busy. The LatticeECP/EC device will resume the configuration when the both CSN and CS1N signals are set low again.

## ispJTAG Mode

| Mode                       | CFG[2] | CFG[1] | CFG[0] | CONFIG_MODE Parameter    |
|----------------------------|--------|--------|--------|--------------------------|
| ispJTAG (1149.1 interface) | Х      | Х      | Х      | Any CONFIG_MODE or NONE1 |

The LatticeECP/EC device can be configured through the ispJTAG port. The JTAG port is always on and available, regardless of the configuration mode selected. The NONE mode (1) can be selected in the Lattice design software to say that the JTAG port will be used exclusively, but is not required.

## ISC 1532

Configuration through the JTAG port conforms to the IEEE 1532 Standard. The Boundary Scan cells take control of the I/Os during any 1532 mode instruction. The Boundary Scan cells can be set to a pre-determined values whenever using the JTAG 1532 mode. Once configuration is complete, an internal Done bit is set, which will release the DONE pin.

#### Transparent Read Back

The ispJTAG transparent read back mode allows the user to read the content of the device while the device remains in a functional state. The I/O and non-JTAG configuration pins remain active during a Transparent Read Back. The device will enter the Transparent Read Back mode through a JTAG instruction.

### Boundary Scan and BSDL Files

The LatticeECP/EC BSDL files can be found on the Lattice Semiconductor web site. The boundary scan ring will cover all the I/O pins, dedicated and dual-purpose sysCONFIG pins. The sysCONFIG pins can be observed using the Boundary Scan.

# **Configuration Flow**

The writing to the configuration SRAM memory can generally be split into three phases.

#### 1. Clear the configuration memory.

After power-up or toggling the PROGRAMN pin low, the configuration memory is cleared automatically. The INITN pin is driven high by the EC/ECP device when the device has finished clearing the configuration memory and Done bit. The INITN pin can also be driven externally by the user to delay the configuration process.

#### 2. Load configuration data into the memory.

Loading the bit stream from DI or D[0:7], depending on the selected configuration mode. The INITN pin is set to low on any error and BUSY can be used to delay configuration

#### 3. Wake up the device.

The Wake-up sequence puts the device into functional mode after full configuration. Choosing a proper Wake-up sequence is important, to prevent contention.

The following sections describe the three steps to configure LatticeECP/EC devices.

# **Clearing the Configuration Memory**

Two possible methods can clear the internal configuration memory of the LatticeECP/EC device. The first is when the device powers up, the second is by toggling the PROGRAMN pin.

#### Power-up Sequence

On power-up the device tri-states all the I/Os, and sets the INITN and DONE pin to low. The device prepares for configuration by resetting the configuration circuitry, clearing the DONE bit, and CRC registers. The device clears the configuration memory and gets ready to start configuration. The JTAG port is ready to be used as soon as the device clears the configuration memory.

After the device clears the POR, the device samples the Configuration Mode pins CFG[0:2] and recovers the relevant configuration pins according to the Configuration Mode pin settings. The device will then release the INITN pin if the PROGRAMN pin is high. If a Master Mode is selected, the device starts driving the master clock out of the CCLK pin. The INITN pin can be driven low externally to delay device configuration. Once the INITN pin goes high, the device is ready for configuration to start.

#### Toggling the PROGRAMN Pin

After a device is powered up, toggling the PROGRAMN pin will initiate a sequence to prepare the LatticeECP/EC device for re-configuration from an external memory source. Upon driving the PROGAMN pin low, the INITN and DONE pins will drive low and the memory will start clearing. The I/O pins will become tri-stated and pulled up to  $V_{CCIO}$ .

Upon driving the PROGRAMN pin high, the CFG[0:2] are sampled to determine the configuration mode to implement as well as which configuration pins will be used for configuration. If a master mode is selected, the master clock will start to be driven out CCLK. The INITN pin will be released once the configuration memory is cleared and the PROGRAMN pin is driven high. Holding the INITN pin low will delay configuration. Configuration will begin as soon as the INITN pin is released and pulled high.

# Loading the Configuration Memory

Once the PROGRAMN and INITN pins are high, configuration can begin. Depending on the configuration mode selected, data will be accepted on either the DI or D[0:7] pins on the rising edge of CCLK. If an error occurs at any

time during transfer of the data, the INITN pin will be driven low by the LatticeECP/EC device. For handshaking configurations, the CSN and CS1N pins can be driven low to pause configuration and stop the Master clock. The BUSY pin can be used by the LatticeECP/EC device to pause the configuration host EC/ECP. Once the full data stream has been shifted in, a CRC calculation done during configuration will be compared to the bit stream CRC. If they match, then the device will either proceed to the Wake-up sequence or overflow the next data to the next device. If the CRC does not match, then the INITN pin will be driven low and the device will remain in configuration mode.

# Wake Up the Device

When configuration is complete, the device should wake up in a predictable fashion. The following selections determine how the device will wake up. Two synchronous wake-up processes are available. One automatically wakes the device up when the internal Done Bit is set even if the DONE pin is held low externally. The other waits for the DONE pin to be driven high externally before starting the wake-up process. The DONE\_EX preference determines if the synchronous wake up will be controlled by the external driving of the DONE pin or ignores the external driving of the DONE pin. Table 13-3 provides a list of the wake-up sequences supported by the devices.

| Sequence     | Phase T0 | Phase T1        | Phase T2        | Phase T3        |
|--------------|----------|-----------------|-----------------|-----------------|
| Default      |          | GOE             | GSR, GWDIS      | DONE            |
| 1            | DONE     | GOE, GWDIS, GSR |                 |                 |
| 2            | DONE     |                 | GOE, GWDIS, GSR |                 |
| 3            | DONE     |                 |                 | GOE, GWDIS, GSR |
| 4            | DONE     | GOE             | GWDIS, GSR      |                 |
| 5            | DONE     | GOE             |                 | GWDIS, GSR      |
| 6            | DONE     | GOE             | GWDIS           | GSR             |
| 7            | DONE     | GOE             | GSR             | GWDIS           |
| 8            |          | DONE            | GOE, GWDIS, GSR |                 |
| 9            |          | DONE            |                 | GOE, GWDIS, GSR |
| 10           |          | DONE            | GWDIS, GSR      | GOE             |
| 11           |          | DONE            | GOE             | GWDIS, GSR      |
| 12           |          |                 | DONE            | GOE, GWDIS, GSR |
| 13           |          | GOE, GWDIS, GSR | DONE            |                 |
| 14           |          | GOE             | DONE            | GWDIS, GSR      |
| 15           |          | GOE, GWDIS      | DONE            | GSR             |
| 16           |          | GWDIS           | DONE            | GOE, GSR        |
| 17           |          | GWDIS, GSR      | DONE            | GOE             |
| 18           |          | GOE, GSR        | DONE            | GWDIS           |
| 19           |          |                 | GOE, GWDIS, GSR | DONE            |
| 20           |          | GOE, GWDIS, GSR |                 | DONE            |
| 21 (Default) |          | GOE             | GWDIS, GSR      | DONE            |
| 22           |          | GOE, GWDIS      | GSR             | DONE            |
| 23           |          | GWDIS           | GOE, GSR        | DONE            |
| 24           |          | GWDIS, GSR      | GOE             | DONE            |
| 25           |          | GOE, GSR        | GWDIS           | DONE            |

Table 13-3. Wake-up Sequences supported by LatticeEC

#### Synchronous to Internal Done Bit

If the LatticeECP/EC device is the only device in the chain or the last device in a chain, the wake-up process should be initiated by the completion of the configuration. Once the configuration is complete, the internal Done Bit will be set and then the wake-up process will begin.

#### Synchronous to External DONE Signal

The DONE Pin can be selected to delay wake up. If DONE\_EX is true, then the wake-up sequence will be delayed until the DONE pin is driven high externally, then the device will follow the selected wake-up sequence.

#### Wake-up Clock Selection

The wake-up sequence is synchronized to a clock source, the user shall select the clock source to wake up to. The clock sources are CCLK, TCK and User Clock. The default shall be either TCK or CCLK depending on the programming/configuration method. The default clock should be TCK if using ispJTAG and CCLK if using sysCONFIG. The User Clock is chosen at the time of design. The user can select any of the CLK pins of the device or a net (routing node) as the User Clock source. Some sources use BCLK to represent the user clock. The WAKEUP\_CLK shall default to CCLK or TCK.

#### Wake On PLL Lock

If selected, the LatticeECP/EC device will wait for a lock signal from the PLL before the wake-up sequence begins. The Wake On lock option must be set by the Wake\_on\_lock preference.

# **Read Back**

Read back of the configuration memory through sysCONFIG can be done in two different ways. One is transparent and the device remains alive and functioning. The other shuts the device down and reads the configuration memory back.

## **Read Sequence**

To read the configuration memory data or register contents back, WRITEN is first set to low to send the read instruction into the device. The device will read in the command from the host and execute the command once read in. If the LatticeECP/EC device cannot have the data ready by the next clock cycle, it will drive the BUSY pin high. When BUSY is high, the device will continue to execute the command regardless of the state of the CSN or CS1N pins. The device will drive the BUSY pin low when the data is ready but will not drive the D[0:7] until the CSN and CS1N pin is pulled low by the host. The WRITEN pin should be pulled high after sending in the command. The CSN, CS1N and WRITEN signals are latched and the device will switch to read mode on the rising edge of CCLK. If the LatticeECP/EC device needs more than one clock cycle to switch the bus around, BUSY will be kept high until the D[0:7] is ready.

As in the Write sequence, CSN and CS1N signals can be used to temporarily pause the read sequence in case the host system is busy. The data is read at the next rising CCLK edge, after CSN and CS1N pins are set to low and the BUSY pin is low.

#### Transparent Read Back

Using the Slave Parallel Mode for read back, the user I/Os will remain functional. The Slave Parallel port pins must be retained in order to allow read back by setting the PERSISTENCE preference to ON. CCLK becomes input only.

#### Configuration Mode Read Back

Read back can also be done with the LatticeECP/EC device in configuration mode. Only the Slave Parallel Mode is supported for configuration read back. By driving the WRITEN pin high, the Slave Parallel port will watch for the read back request from the host device.

# **Software Control**

In order to control the configuration of the LatticeECP/EC device beyond the default settings, software preferences can be used. Table 13-4 is a list of the preference, the default settings and the section more information about the preference can be found.

| Preference (Preference) | Default Setting (All Settings)                   |
|-------------------------|--------------------------------------------------|
| PERSISTENT              | ON [off, on]                                     |
| CONFIG_MODE             | SLAVE_SERIAL (see Table 13-2)                    |
| DONE_OD                 | ON [on, off]                                     |
| DONE_EX                 | OFF [off, on]                                    |
| MCCLK_FREQ              | Lowest Frequency (see device tables)             |
| CONFIG_SECURE           | OFF [off, on]                                    |
| WAKE_UP                 | 21 (DONE_EX = Off) [1:25] 4 (DONE_EX = On) [1:7] |
| WAKE_ON_LOCK            | OFF [off, on]                                    |
| WAKEUP_CLK              | EXTERNAL (external, user)                        |
| COMPRESS_CONFIG         | OFF (off, on)                                    |

#### Table 13-4. LatticeECP/EC Device Preference List

# Persistence

When using the sysCONFIG port, the PERSISTENCE preference must be set to ON to reserve the dual-purpose pins for configuration. The PERSISTENCE = ON will let the software know that all the dual purpose configuration pins will NOT be available for the fitter to use.

# **Configuration Mode**

The device knows what physical port will be used by the setting of the CFG[0:2]. But there are several options that are set by the software for configuration such as if an overflow option will be used (Bypass or Flow Through). The fitter will also need to know what pins will be available based on the selection of the Configuration mode. The software fitter cannot sample the configuration pins, so the user must select the Configuration Mode.

The CONFIG\_MODE supported by LatticeECP/EC is a combination of the hardware CFG pins and CONFIG\_MODE Selection. The overflow option is either Flow Through or Bypass. The overflow options default to OFF. If either overflow option is selected, then the DONE\_EX and WAKE\_UP selections will be set to correspond to the new options. See Table 13-5 which details Overflow Option defaults. For more information on the over flow options, see the Configuration Options section of this document.

#### Table 13-5. Overflow Option Defaults

| Overflow Option<br>(Bypass, Flow Through) | DONE_EX Preference                 | WAKE_UP Preference                        |
|-------------------------------------------|------------------------------------|-------------------------------------------|
| Off                                       | Off (default)                      | Default 21 (user selectable 1 through 25) |
| Off                                       | On                                 | Default 21 (user selectable 1 through 25) |
| On                                        | ON (automatically set by software) | Default 4 (user selectable 1 through 7)   |

# DONE Open Drain

The "DONE\_OD" preference allows the user to configure the DONE pin as an open drain pin. The "DONE\_OD" preference is only used for the DONE pin. When the DONE pin is driven low, internally or externally, this indicates that programming is not complete and the device is not ready for wake up. Once configuration is complete, with no errors, and the device is ready for wake-up, the DONE pin must be driven high. For other devices to be used to control the wake-up process an open drain configuration is needed to avoid contention on the DONE pin. The "DONE\_OD" preference for the DONE pin defaults to ON. The DONE\_OD preference will be automatically set to the default if the DONE\_EX preference is set to on. See Table 13-6 for more information on the relationship between DONE\_OD and DONE\_EX.

# **DONE External**

The LatticeECP/EC device can wake up on its own after the Done Bit is set or wait for the DONE pin to be driven externally. The DONE\_EX preference will determine if the wake-up sequence is triggered by an external DONE signal. The DONE\_EX preference shall take a user entered ON or OFF. ON if the user wants to delay wake-up until the DONE pin is driven high by an external signal and synchronous to the clock. The user will select OFF to synchronously wake up when the internal Done bit is set and ignore any external driving of the DONE Pin. The default for DONE\_EX preference is OFF. If DONE\_EX is set to ON, DONE\_OD should be set to the default value of ON. If and external signal is driving the DONE pin, it should be an open drain pin. See Table 13-6 for more information on the relationship between DONE\_OD and DONE\_EX.

| DONE_EX | Wake-up Process          | DONE_OD             |  |
|---------|--------------------------|---------------------|--|
| OFF     | External DONE ignored    | User selected       |  |
| ON      | External DONE Low delays | Set to Default (ON) |  |

# Master Clock Selection

When the user has determined that the LatticeECP/EC device will be a Master Configuration device and will provide the clocking source for configuration, the CCLK will become an output clock with the frequency set by the user. At the start of configuration the device operates with the default Master Clock Frequency of 2.5MHz. One of the first configuration bits set will be the Master Clock. Once the Master Clock configuration bits are set, the clock will start operating at the user-defined frequency.

In order to control the Master Clock frequency, the MCCLK\_FREQ preference can be set. The MCCLK\_FREQ preference shall set the frequency of the MASTER clock if selected by the CONFIG\_MODE and the CFG[0:2] pins. See the LatticeECP/EC data sheet for the Master Clock frequencies supported by the MCLK\_FREQ preference.

# Security

When security for the device is selected, NO read back operation will be supported through the sysCONFIG port or ispJTAG port of the general contents. The USERCODE area is readable and not considered securable. The CONFIG\_SECURE preference will allow the user to set the security of the device. Default of the security preference is OFF. OFF indicates Read Back is enabled through any port. On will block Read Back of the configuration memory.

# Wake-up Sequence

The wake-up sequence controls three internal signals and the DONE pin will be driven post configuration and prior to user mode. See the Wake-up Sequence section of this document for an example of the phase controls and the device-specific section for specific info on the wake-up selections. The default setting for the WAKE\_UP preference will be determined by the DONE\_EX setting.

## Wake-up with DONE\_EX = Off (Default setting)

The WAKE\_UP preference will support the user-selectable options (1-25) as shown in Table 13-3. If the user does not select a wake-up sequence, the default will be wake-up sequence 21 for DONE\_EX preference set to OFF (Default).

## Wake-up with DONE\_EX = On

The WAKE\_UP preference will take the user selectable options (1-7) as shown in Table 13-3. If the user does not select a wake-up sequence, the default will be wake-up sequence 4 for the DONE\_EX preference set to ON.

# Wake On Lock

The LatticeECP/EC devices support several PLLs. The WAKE\_ON\_LOCK preference can be set for the device to delay wake-up until the selected PLLs have phase lock. The WAKE\_ON\_LOCK option can be set by the PLL interface. See the PLL documentation for more information.

# Wake-up Clock Selection

The wake-up sequence is synchronized to a clock source. The user selects the clock source to wake up to. The clock sources are either External (CCLK or TCK depending on if using sysCONFIG or ispJTAG) or User Clock. The Default shall be EXTERNAL, implying TCK or CCLK depending on the programming/configuration method in use. The User Clock is chosen at the time of design. The user can use any of the CLK pins of the device or a net (rout-ing node) or the internal clock source as the User Clock source. The WAKEUP\_CLK preference defaults to EXTERNAL.

# **Bit Stream Compression**

The LatticeECP/EC devices support bit stream compression. When the Compression preference is set to ON, the Lattice design software will generate a compressed version of the bit stream file internally along with an uncompressed bit stream file. The LatticeECP/EC devices will route the compressed bit stream through the decompression engine when the COMPRESS\_CONFIG preference is set to ON. The COMPRESS\_CONFIG preference defaults to OFF. It is possible for the compressed bit stream to be larger than the uncompressed bit stream.

|               | Device | Max. Config.<br>Bits (M) | Required Boot Memory (M) |           |
|---------------|--------|--------------------------|--------------------------|-----------|
| Family        |        |                          | w/o Comp                 | with Comp |
| LatticeECP/EC | 1.5    | 0.6                      | 1                        | 512K      |
|               | 3      | 1.1                      | 2                        | 1         |
|               | 6      | 1.8                      | 2                        | 2         |
|               | 10     | 3.1                      | 4                        | 4         |
|               | 15     | 4.3                      | 8                        | 4         |
|               | 20     | 5.3                      | 8                        | 4         |
|               | 40     | 9.7                      | 16                       | 8         |

Table 13-7. LatticeECP/EC Configuration Memory Requirements

# **SPI3 Compatible SPI Flash Vendors**

- STMicroelecctronics M25P Serial FLASH Family
- NexFLASH NX25P spiFLASH Family

# **Technical Support Assistance**

- Hotline: 1-800-LATTICE (North America)
  - +1-408-826-6002 (Outside North America)
- e-mail: techsupport@latticesemi.com

Internet: <u>www.latticesemi.com</u>