ICL3237E

FN6014.2

_,___

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002-2004. All Rights Reserved All other trademarks mentioned are the property of their respective owners.

Data Sheet

Features

- ESD Protection For RS-232 I/O Pins to $\pm 15 kV$ (IEC61000)
- Pin Compatible Replacement for MAX3237E

July 2004

- Pin Selectable, Guaranteed Data Rate . . 250kbps/1Mbps
- Meets EIA/TIA-232 and V.28/V.24 Specifications at 3V
- RS-232 Compatible with $V_{CC} = 2.7V$
- Latch-Up Free
- On-Chip Voltage Converters Require Only Four External Capacitors
- Manual Powerdown Feature
- Flow Through Pinout
- Rx and Tx Hysteresis For Improved Noise Immunity
- · Rx Active in Powerdown; Separate Rx Enable Pin
- Guaranteed Minimum Slew Rate 6V/µs or 24V/µs
- Wide Power Supply Range. Single +3V to +5.5V
- Pb-free available

Applications

- Any System Requiring RS-232 Communication Ports
 - Battery Powered, Hand-Held, and Portable Equipment
 - Laptop Computers, Notebooks, Palmtops
 - Modems, Printers and other Peripherals
 - Data Cradles and Cables
 - Cellular/Mobile Phone

TABLE 1. SUMMARY OF FEATURES

PART NUMBER	NO. OF Tx.	NO.OF Rx.	NO. OF MONITOR Rx. (R _{OUTB})	(NOTE 1) DATA RATE (kbps)	Rx. ENABLE FUNCTION?	READY OUTPUT?	MANUAL POWER- DOWN?	AUTOMATIC POWERDOWN FUNCTION?
ICL3237E	5	3	1	250/1000	YES	NO	YES	NO

NOTE:

1. Data rate is selectable via the MBAUD pin.

±15kV ESD Protected, 10nA Supply-Current, +3V to +5.5V, 250k/1Mbps,

RS-232 Transmitters/Receivers


The Intersil ICL3237E contains 3.0V to 5.5V powered RS-232 transmitters/receivers which meet EIA/TIA-232 and V.28/V.24 specifications, even at V_{CC} = 3.0V. Additionally, it provides ±15kV ESD protection (IEC61000-4-2 Air Gap and Human Body Model) on transmitter outputs and receiver inputs (RS-232 pins). Targeted applications are cell phones, PDAs, Palmtops, and notebook and laptop computers where the low operational, and even lower standby, power consumption is critical. Efficient on-chip charge pumps, coupled with the manual powerdown function, reduce the standby supply current to a 10nA trickle. Small footprint packaging, and the use of small, low value capacitors ensure board space savings as well. Data rates greater than 1Mbps (MBAUD = V_{CC}) are guaranteed at worst case load conditions. The ICL3237E is fully compatible with 3.3V only systems, mixed 3.3V and 5.0V systems, and 5.0V only systems.

The ICL3237E is a 5 driver, 3 receiver device that also includes a noninverting always-active receiver for "wake-up" capability.

Table 1 summarizes the features of the device represented by this data sheet, while Application Note AN9863 summarizes the features of each device comprising the ICL32XX 3V family.

intersil

Pinout



Pin Descriptions

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE	PKG. DWG. #
ICL3237ECA	0 to 70	28 Ld SSOP	M28.209
ICL3237ECAZ (See Note)	0 to 70	28 Ld SSOP (Pb-free)	M28.209
ICL3237EIA	-40 to 85	28 Ld SSOP	M28.209
ICL3237EIAZ (See Note)	-40 to 85	28 Ld SSOP (Pb-free)	M28.209

*Add "-T" suffix to part number for tape and reel packaging.


NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.

PIN	FUNCTION			
V _{CC}	System power supply input (3.0V to 5.5V).			
V+	Internally generated positive transmitter supply (+5.5V).			
V-	Internally generated negative transmitter supply (-5.5V).			
GND	Ground connection.			
C1+	External capacitor (voltage doubler) is connected to this lead.			
C1-	External capacitor (voltage doubler) is connected to this lead.			
C2+	External capacitor (voltage inverter) is connected to this lead.			
C2-	External capacitor (voltage inverter) is connected to this lead.			
T _{IN}	TTL/CMOS compatible transmitter Inputs (Note 2).			
T _{OUT}	±15kV ESD Protected, RS-232 level (nominally ±5.5V) transmitter outputs.			
R _{IN}	±15kV ESD Protected, RS-232 compatible receiver inputs.			
R _{OUT}	TTL/CMOS level receiver outputs.			
R _{OUTB}	TTL/CMOS level, noninverting, always enabled receiver output.			
EN	Active low receiver enable control; doesn't disable R _{OUTB} output (Note 2).			
SHDN	Active low input to shut down transmitters and on-board power supply, to place device in low power mode (Note 2).			
MBAUD	Input low selects 250kbps data rate, and input high selects 1Mbps data rate (Note 2).			

NOTE:

2. These input pins incorporate positive feedback resistors. Once the input is driven to a valid logic level, the feedback resistor maintains that logic level until V_{CC} is removed.

Typical Operating Circuit



NOTES:

3. THE NEGATIVE TERMINAL OF C_3 CAN BE CONNECTED TO EITHER $\rm V_{CC}$ OR GND.

4. FOR V_{CC} = 3.15V (3.3V -5%), USE C₁ - C₄ = 0.1 μ F OR GREATER. FOR V_{CC} = 3.0V (3.3V -10%), USE C₁ - C₄ = 0.22 μ F.

Absolute Maximum Ratings

V _{CC} to Ground. -0.3V to 6V V+ to Ground. -0.3V to 7V V- to Ground. +0.3V to 7V V+ to V- 14V
Input Voltages
T _{IN} , EN, SHDN, MBAUD
R _{IN} ±25V
Output Voltages
T _{OUT} ±13.2V
R _{OUT}
Short Circuit Duration
T _{OUT} Continuous ESD Rating See Specification Table

Thermal Information

Thermal Resistance (Typical, Note 5)	θ_{JA} (°C/W)
28 Ld SSOP Package	100
Moisture Sensitivity (see Technical Brief TB363)	
SSOP Package	Level 1
Maximum Junction Temperature (Plastic Package)	150 ⁰ C
Maximum Storage Temperature Range	^o C to 150 ^o C
Maximum Lead Temperature (Soldering 10s) (Lead Tips Only)	300 ⁰ C

Operating Conditions

Temperature Range	
ICL3237EC	0 ^o C to 70 ^o C
ICL3237EI	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

5. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications	Test Conditions: V _{CC} Specified. Typicals a	$_{\rm C}$ = 3.15V to 5.5V, C ₁ - C ₄ = 0.1µF; V _C re at T _A = 25 ^o C	_{CC} = 3V, C ₁ - 0	C ₄ = 0.22μF	⁼ , Unless O	therwise	÷
PARAMETER	TEST CONDITIONS		TEMP (°C)	MIN	ТҮР	МАХ	UNITS
DC CHARACTERISTICS							<u></u>
Supply Current, Powerdown Disabled	All Outputs Unloaded, V_{CC} = 3.15V, \overline{SHDN} = V_{CC}		25	-	0.3	1.0	mA
Supply Current, Powerdown	SHDN = GND		25	-	10	300	nA
LOGIC AND TRANSMITTER IN	PUTS AND RECEIVER	ROUTPUTS	U.		1		-1
Input Logic Threshold Low	T _{IN} , EN, SHDN, MBA	NUD	Full	-	-	0.8	V
Input Logic Threshold High	T _{IN} , EN, SHDN,	V _{CC} = 3.3V	Full	2.0	-	-	V
	MBAUD	V _{CC} = 5.0V	Full	2.4	-	-	V
Transmitter Input Hysteresis			25	-	0.5	-	V
Input Leakage Current	T _{IN} , EN, SHDN, MBAUD (Note 7)		Full	-	±0.01	±1.0	μA
Output Leakage Current	$\overline{EN} = V_{CC}$ (Receivers Disabled)		Full	-	±0.05	±10	μA
Output Voltage Low	I _{OUT} = 1.6mA		Full	-	-	0.4	V
Output Voltage High	I _{OUT} = -1.0mA		Full	V _{CC} -0.6	V _{CC} -0.1	-	V
RECEIVER INPUTS					1	1	1
Input Voltage Range			Full	-25	-	25	V
Input Threshold Low	$V_{CC} = 3.3V$	25	0.6	1.2	-	V	
	$V_{CC} = 5.0V$	25	0.8	1.5	-	V	
Input Threshold High	$V_{CC} = 3.3V \text{ to } 5.0V$		25	-	1.6	2.4	V
Input Hysteresis			25	-	0.5	-	V
Input Resistance			25	3	5	7	kΩ
TRANSMITTER OUTPUTS					1	1	1
Output Voltage Swing	All Transmitter Output	Full	±5.0	±5.4	-	V	
Output Resistance	$V_{\rm CC} = V + = V - = 0V,$	Full	300	10M	-	Ω	
Output Short-Circuit Current		Full	-	±35	±60	mA	
Output Leakage Current	$V_{OUT} = \pm 12V, V_{CC} =$	$0V \text{ or } 3V \text{ to } 5.5V, \overline{SHDN} = GND$	Full	-	-	±25	μA

Electrical Specifications

Test Conditions: V_{CC} = 3.15V to 5.5V, C₁ - C₄ = 0.1µF; V_{CC} = 3V, C₁ - C₄ = 0.22µF, Unless Otherwise Specified. Typicals are at T_A = 25^oC (Continued)

PARAMETER	TEST CONDITIONS			TEMP (°C)	MIN	ТҮР	МАХ	UNITS
TIMING CHARACTERISTICS								
Maximum Data Rate	$R_L = 3k\Omega$, One	C _L = 1000pF	MBAUD = GND	Full	250	700	-	kbps
	Transmitter Switching	$V_{CC} = 3V$ to 4.5V, $C_L = 250$ pF	$MBAUD = V_{CC}$	Full	1000	1700	-	kbps
		$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 1000pF$	$MBAUD = V_{CC}$	Full	1000	1100	-	kbps
Receiver Propagation Delay	Receiver Input to	t _{PHL}	•	25	-	0.15	-	μS
	Receiver Output, C _L = 150pF	^t PLH		25	-	0.15	-	μS
Receiver Output Enable Time	Normal Operation				-	200	-	ns
Receiver Output Disable Time	Normal Operation			25	-	200	-	ns
Transmitter Skew	t _{PHL} - t _{PLH} , Note 6 MBAUD = GND		25	-	100		ns	
		$MBAUD = V_{CC}, V_{CC} = 3.0V$		25	-	25		ns
Receiver Skew	t _{PHL} - t _{PLH} , C _L = 150p	F		25	-	50	-	ns
Transition Region Slew Rate	tte $V_{CC} = 3.3V$, $R_L = 3k\Omega$ to $7k\Omega$, Measured From 3V to	C _L = 150pF to 1000pF	MBAUD = GND	25	6	17	30	V/µs
			$MBAUD = V_{CC}$	25	24	40	150	V/µs
	-3V or -3V to 3V	$C_L = 150 pF$ to 2500pF	MBAUD = GND	25	4	12	30	V/µs
ESD PERFORMANCE	ł		I			Į		
RS-232 Pins (T _{OUT} , R _{IN})	Human Body Model			25	-	±15	-	kV
	IEC61000-4-2 Air Gap Discharge			25	-	±15	-	kV
	IEC61000-4-2 Contact Discharge			25	-	±8	-	kV
All Other Pins	Human Body Model			25	-	±2.5	-	kV

NOTES:

6. Skew is measured at the input switching points (1.4V).

7. These inputs utilize a positive feedback resistor. The input current is negligible when the input is at either supply rail.

Detailed Description

The ICL3237E operates from a single +3V to +5.5V supply, guarantees a 1Mbps minimum data rate (MBAUD = V_{CC}), requires only four small external 0.1µF (0.22µF for V_{CC} = 3.0V) capacitors, features low power consumption, and meets all EIA/TIA-232 and V.28 specifications. The circuit is divided into three sections: The charge pump, the transmitters, and the receivers.

Charge-Pump

Intersil's new ICL32XX family utilizes regulated on-chip dual charge pumps as voltage doublers, and voltage inverters to generate $\pm 5.5V$ transmitter supplies from a V_{CC} supply as low as 3.0V. This allows these devices to maintain RS-232 compliant output levels over the $\pm 10\%$ tolerance range of 3.3V powered systems. The efficient on-chip power supplies require only four small, external 0.1μ F capacitors for the voltage doubler and inverter functions at V_{CC} = 3.3V. See the "Capacitor Selection" section, and Table 3 for capacitor recommendations for other operating conditions. The charge pumps operate discontinuously (i.e., they turn off as soon as the V+ and V- supplies are pumped up to the nominal values), resulting in significant power savings.

Transmitters

The transmitters are proprietary, low dropout, inverting drivers that translate TTL/CMOS inputs to EIA/TIA-232 output levels. Coupled with the on-chip \pm 5.5V supplies, these transmitters deliver true RS-232 levels over a wide range of single supply system voltages.

All transmitter outputs disable and assume a high impedance state when the device enters the powerdown mode (see Table 2). These outputs may be driven to \pm 12V when disabled.

The ICL3237E guarantees a 1Mbps data rate (MBAUD = V_{CC}) for full load conditions (3k Ω and 250pF), V_{CC} \geq 3.0V, with one transmitter operating at full speed. Under more typical conditions of V_{CC} \geq 3.3V, C₁₋₄ = 0.1µF, R_L = 3k Ω , and C_L = 250pF, one transmitter easily operates at 1.7Mbps.

Transmitter inputs incorporate an active positive feedback resistor that maintains the last driven input state in the absence of a forcing signal. Unused transmitter inputs may be left unconnected.

Receivers

The ICL3237E contains standard inverting receivers that tristate only when the $\overline{\text{EN}}$ control line is driven high. Additionally, it includes a noninverting (monitor) receiver (denoted by the R_{OUTB} label) that is always active, regardless of the state of any control lines. All the receivers convert RS-232 signals to CMOS output levels and accept inputs up to ±25V while presenting the required 3k Ω to 7k Ω input impedance (see Figure 1) even if the power is off (V_{CC} = 0V). The receivers' Schmitt trigger input stage uses

hysteresis to increase noise immunity and decrease errors due to slow input signal transitions.

Monitor receivers remain active even during manual powerdown and forced receiver disable, making them extremely useful for Ring Indicator monitoring. Standard receivers driving powered down peripherals must be disabled to prevent current flow through the peripheral's protection diodes (see Figures 2 and 3). This renders them useless for wake up functions, but the corresponding monitor receiver can be dedicated to this task as shown in Figure 3.




FIGURE 1. INVERTING RECEIVER CONNECTIONS

Powerdown Functionality

This 3V device requires a nominal supply current of 0.3mA during normal operation (not in powerdown mode). This is considerably less than the 5mA to 11mA current required of 5V RS-232 devices. The already low current requirement drops significantly when the device enters powerdown mode. In powerdown, supply current drops to 10nA, because the on-chip charge pump turns off (V+ collapses to V_{CC}, V- collapses to GND), and the transmitter outputs tristate. This micro-power mode makes the ICL3237E ideal for battery powered and portable applications.

Software Controlled (Manual) Powerdown

On the ICL3237E, the powerdown control is via a simple shutdown (SHDN) pin. Driving this pin high enables normal operation, while driving it low forces the IC into it's powerdown state. Connect SHDN to V_{CC} if the powerdown function isn't needed. Note that all the receiver outputs remain enabled during shutdown (see Table 2). For the lowest power consumption during powerdown, the receivers should also be disabled by driving the EN input high (see next section, and Figures 2 and 3). The time required to exit powerdown, and resume transmission is only 100 μ s.

SHDN INPUT	EN INPUT	TRANSMITTER OUTPUTS	RECEIVER OUTPUTS	R _{OUTB} OUTPUT	MODE OF OPERATION
L	L	High-Z	Active	Active	Manual Powerdown
L	Н	High-Z	High-Z	Active	Manual Powerdown w/Rcvr. Disabled
Н	L	Active	Active	Active	Normal Operation
Н	Н	Active	High-Z	Active	Normal Operation w/Rcvr. Disabled

TABLE 2. POWERDOWN AND ENABLE LOGIC TRUTH TABLE




FIGURE 2. POWER DRAIN THROUGH POWERED DOWN PERIPHERAL




FIGURE 3. DISABLED RECEIVERS PREVENT POWER DRAIN

Receiver ENABLE Control

This device also features an $\overline{\text{EN}}$ input to control the receiver outputs. Driving $\overline{\text{EN}}$ high disables all the inverting (standard) receiver outputs placing them in a high impedance state. This is useful to eliminate supply current, due to a receiver output forward biasing the protection diode, when driving the input of a powered down (V_{CC} = GND) peripheral (see Figure 2). The enable input has no effect on transmitter nor monitor (R_{OUTB}) outputs.

7

MegaBaud Selection

In normal operating mode (MBAUD = GND), the ICL3237E transmitters guarantee a 250kbps data rate with worst-case loads of $3k\Omega$ in parallel with 1000pF. This provides compatibility with PC-to-PC communication software, such as LaplinkTM.

For higher speed serial communications, the ICL3237E features MegaBaud operation. In MegaBaud operating mode (MBAUD = V_{CC}), the ICL3237E transmitters guarantee a 1Mbps data rate with worst-case loads of $3k\Omega$ in parallel with 250pF for $3.0V < V_{CC} < 4.5V$. For $5V \pm 10\%$ operation, the ICL3237E transmitters guarantee a 1Mbps data rate with worst-case loads of $3k\Omega$ in parallel with 200pF.

Capacitor Selection

The charge pumps require 0.1μ F capacitors for 3.3V (5% tolerance) operation. For other supply voltages refer to Table 3 for capacitor values. Do not use values smaller than those listed in Table 3. Increasing the capacitor values (by a factor of 2) reduces ripple on the transmitter outputs and slightly reduces power consumption. C₂, C₃, and C₄ can be increased without increasing C₁'s value, however, do not increase C₁ without also increasing C₂, C₃, and C₄ to maintain the proper ratios (C₁ to the other capacitors).

When using minimum required capacitor values, make sure that capacitor values do not degrade excessively with temperature. If in doubt, use capacitors with a larger nominal value. The capacitor's equivalent series resistance (ESR) usually rises at low temperatures and it influences the amount of ripple on V+ and V-.

V _{CC} (V)	C ₁ (μF)	C ₂ , C ₃ , C ₄ (μF)
3.0 to 3.6 (3.3V ±10%)	0.22	0.22
3.15 to 3.6 (3.3V ±5%)	0.1	0.1
4.5 to 5.5	0.047	0.33
3.0 to 5.5	0.22	1.0

Power Supply Decoupling


In most circumstances a 0.1μ F bypass capacitor is adequate. In applications that are particularly sensitive to power supply noise, decouple V_{CC} to ground with a capacitor of the same value as the charge-pump capacitor C₁. Connect the bypass capacitor as close as possible to the IC.


Operation Down to 2.7V

ICL3237E transmitter outputs meet RS-562 levels (\pm 3.7V), at the full data rate, with V_{CC} as low as 2.7V. RS-562 levels typically ensure inter operability with RS-232 devices.

Transmitter Outputs when Exiting Powerdown

Figure 4 shows the response of two transmitter outputs when exiting powerdown mode. As they activate, the two transmitter outputs properly go to opposite RS-232 levels, with no glitching, ringing, nor undesirable transients. Each transmitter is loaded with $3k\Omega$ in parallel with 2500pF. Note that the transmitters enable only when the magnitude of the supplies exceed approximately 3V.





High Data Rates

The ICL3237E maintains the RS-232 \pm 5V minimum transmitter output voltages even at high data rates. Figure 5 details a transmitter loopback test circuit, and Figure 6 illustrates the standard speed loopback test result for a single transmitter driving 1000pF and an RS-232 load at 250kbps. Figure 7 shows the MegaBaud loopback results for a single transmitter driving 250pF and an RS-232 load at 1Mbps. The static transmitters were also loaded with an RS-232 receiver.





FIGURE 5. TRANSMITTER LOOPBACK TEST CIRCUIT








FIGURE 7. LOOPBACK TEST AT 1Mbps (CL = 250pF)

Interconnection with 3V and 5V Logic

The ICL3237E directly interfaces with 5V CMOS and TTL logic families. Nevertheless, with the ICL32XX at 3.3V, and the logic supply at 5V, AC, HC, and CD4000 outputs can drive ICL32XX inputs, but ICL32XX outputs do not reach the minimum V_{IH} for these logic families. See Table 4 for more information.

TABLE 4. LOGIC FAMILY COMPATIBILITY WITH VARIOUS SUPPLY VOLTAGES

SYSTEM POWER-SUPPLY VOLTAGE (V)	V _{CC} SUPPLY VOLTAGE (V)	COMPATIBILITY
3.3	3.3	Compatible with all CMOS families.
5	5	Compatible with all TTL and CMOS logic families.
5	3.3	Compatible with ACT and HCT CMOS, and with TTL. ICL32XX outputs are incompatible with AC, HC, and CD4000 CMOS inputs.

±15kV ESD Protection

All pins on ICL32XX devices include ESD protection structures, but the ICL32XX*E* family incorporates advanced structures which allow the RS-232 pins (transmitter outputs and receiver inputs) to survive ESD events up to \pm 15kV. The RS-232 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, protect without allowing any latchup mechanism to activate, and don't interfere with RS-232 signals as large as \pm 25V.

Human Body Model (HBM) Testing

As the name implies, this test method emulates the ESD event delivered to an IC during human handling. The tester delivers the charge through a $1.5k\Omega$ current limiting resistor, making the test less severe than the IEC61000 test which utilizes a 330Ω limiting resistor. The HBM method determines an ICs ability to withstand the ESD transients typically present during handling and manufacturing. Due to the random nature of these events, each pin is tested with respect to all other pins. The RS-232 pins on "E" family devices can withstand HBM ESD events to $\pm 15kV$.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-232 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-232 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-232 port.


AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The "E" device RS-232 pins withstand ± 15 kV air-gap discharges.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than ± 8 kV. All "E" family devices survive ± 8 kV contact discharges on the RS-232 pins.

Typical Performance Curves $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$








FIGURE 10. LOW SPEED SLEW RATE vs LOAD CAPACITANCE




FIGURE 12. LOW SPEED SUPPLY CURRENT vs LOAD CAPACITANCE WHEN TRANSMITTING DATA




FIGURE 9. HIGH SPEED TRANSMITTER OUTPUT VOLTAGE vs LOAD CAPACITANCE




FIGURE 11. HIGH SPEED SLEW RATE vs LOAD CAPACITANCE





FIGURE 13. HIGH SPEED SUPPLY CURRENT vs LOAD CAPACITANCE WHEN TRANSMITTING DATA

Typical Performance Curves $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$ (Continued)



Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:

619

PROCES

Si Gate CMOS

Shrink Small Outline Plastic Packages (SSOP)



NOTES:

- 8. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 9. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side.
- 11. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side.
- 12. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 13. "L" is the length of terminal for soldering to a substrate.
- 14. "N" is the number of terminal positions.
- 15. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of "B" dimension at maximum material condition.
- 17. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M28.209 (JEDEC MO-150-AH ISSUE B) 28 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		
	MIN	MAX	MIN	MAX	NOTES
А	-	0.078	-	2.00	-
A1	0.002	-	0.05	-	-
A2	0.065	0.072	1.65	1.85	-
В	0.009	0.014	0.22	0.38	9
С	0.004	0.009	0.09	0.25	-
D	0.390	0.413	9.90	10.50	3
Е	0.197	0.220	5.00	5.60	4
е	0.026 BSC		0.65 BSC		-
Н	0.292	0.322	7.40	8.20	-
L	0.022	0.037	0.55	0.95	6
Ν	28		28		7
α	0 ⁰	8 ⁰	0 ⁰	8 ⁰	-

Rev. 1 3/95

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

