

## Radiation Hardened Octal Transparent Latch, Three-State

Intersil's Satellite Applications Flow™ (SAF) devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability.

The Intersil HCS373T is a Radiation Hardened Octal Transparent Three-State Latch with an active-low output enable. The HCS373T utilizes advanced CMOS/SOS technology. The outputs are transparent to the inputs when the Latch Enable (LE) is HIGH. When the Latch Enable (LE) goes LOW, the data is latched. The Output Enable (OE) controls the three-state outputs. When the Output Enable (OE) is HIGH, the outputs are in the high impedance state. The latch operation is independent of the state of the Output Enable.

### Specifications

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed below must be used when ordering.

**Detailed Electrical Specifications for the HCS373T are contained in SMD 5962-95792.** A "hot-link" is provided from our website for downloading.

[www.intersil.com/spacedefense/newsafclasst.asp](http://www.intersil.com/spacedefense/newsafclasst.asp)

Intersil's Quality Management Plan (QM Plan), listing all Class T screening operations, is also available on our website.

[www.intersil.com/quality/manuals.asp](http://www.intersil.com/quality/manuals.asp)

### Ordering Information

ORDERING NUMBER	PART NUMBER	TEMP. RANGE (°C)
5962R9579201TRC	HCS373DTR	-55 to 125
5962R9579201TXC	HCS373KTR	-55 to 125


NOTE: **Minimum order quantity for -T is 150 units through distribution, or 450 units direct.**

### Features


- QML Class T, Per MIL-PRF-38535
- Radiation Performance
  - Gamma Dose ( $\gamma$ )  $1 \times 10^5$  RAD(Si)
  - Latch-Up Free Under Any Conditions
  - SEP Effective LET No Upsets:  $>100$  MEV-cm<sup>2</sup>/mg
  - Single Event Upset (SEU) Immunity  $< 2 \times 10^{-9}$  Errors/Bit-Day (Typ)
- 3 Micron Radiation Hardened CMOS SOS
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
  - $V_{IL} = 0.3 V_{CC}$  Max
  - $V_{IH} = 0.7 V_{CC}$  Min
- Input Current Levels  $I_i \leq 5$ mA at  $V_{OL}$ ,  $V_{OH}$

### Pinouts


**HCS373DTR (SBDIP), CDIP2-T20**  
TOP VIEW



**HCS373KTR (FLATPACK), CDFP4-F20**  
TOP VIEW



**Functional Diagram**



**TRUTH TABLE**

$\overline{OE}$	$\overline{LE}$	D	Q
L	H	H	H
L	H	L	L
L	L	l	L
L	L	h	H
H	X	X	Z

H = High Level, L = Low Level.

X = Immaterial, Z = High Impedance.

l = Low voltage level prior to the high-to-low latch enable transition.

h = High voltage level prior to the high-to-low latch enable transition.

# HCS373T

## Die Characteristics

### DIE DIMENSIONS:

(2747 $\mu\text{m}$  x 2693 $\mu\text{m}$  x 533 $\mu\text{m}$   $\pm$ 51.0 $\mu\text{m}$ )  
108 x 106 x 21mils  $\pm$ 2mil

### METALLIZATION:

Type: Al Si  
Thickness: 11k $\text{\AA}$   $\pm$ 1k $\text{\AA}$

### SUBSTRATE POTENTIAL:

Unbiased Silicon on Sapphire

### BACKSIDE FINISH:

Sapphire

### PASSIVATION:

Type: Silox ( $\text{SiO}_2$ )  
Thickness: 13k $\text{\AA}$   $\pm$ 2.6k $\text{\AA}$

### WORST CASE CURRENT DENSITY:

< 2.0e5 A/cm<sup>2</sup>


### TRANSISTOR COUNT:

376

### PROCESS:

CMOS SOS

## Metallization Mask Layout



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCS373 is TA14303A.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>