


Quad Monolithic SPST, CMOS Analog Switch

The DG308A quad monolithic SPST, CMOS switch is latch proof and is designed to block signals up to 30V_{P-P} when OFF. Featuring low ON resistance, low power consumption, and rail-to-rail analog signal range, this switch is ideally suited for high speed switching applications in communications, instrumentation and process control. The DG308A has single and dual supply capability. The input thresholds are CMOS compatible.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
DG308ACJ	0 to 70	16 Ld PDIP	E16.3
DG308ACY	0 to 70	16 Ld SOIC	M16.15


Pinout



Features

- Low Power Consumption
- CMOS Compatible
- ±15V Analog Signal Range
- Single or Dual Supply Capability
- Alternate Source

Functional Diagram



SWITCHES SHOWN FOR LOGIC "1" INPUT


TRUTH TABLE

LOGIC	DG308A
0	OFF
1	ON

Logic "0" ≤ 3.5V, Logic "1" ≥ 11V at V+ = 15V.

Schematic Diagram (One Channel)

DG308A



Absolute Maximum Ratings

V+ to V-	44V
V- to Ground	25V
Digital Inputs, V _S , V _D (Note 1)	(V-) -2V to (V+) +2V or 30mA, Whichever Comes First
Continuous Current, (Any Terminal Except S)	30mA
Continuous Current, (S or D)	20mA
Peak Current, S or D (Pulsed 1ms, 10% Duty Cycle Max)	70mA

Thermal Information

Thermal Resistance (Typical, Note 2)	θ _{JA} (°C/W)
PDIP Package	90
SOIC Package	115
Maximum Junction Temperature	150°C
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C (SOIC - Lead Tips Only)

Operating Conditions

Temperature Range	
“C” Suffix	0°C to 70°C

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. Signals on S_X, D_X, or I_{NX} exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications V+ = 15V, V- = -15V, GND = 0V, T_A = 25°C

PARAMETER	TEST CONDITIONS	(NOTE 4) MIN	(NOTE 3) TYP	(NOTE 4) MAX	UNITS	
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	See Figure 1	-	130	200	ns	
Turn-OFF Time, t _{OFF}	See Figure 1	-	90	150	ns	
Charge Injection, Q	C _L = 1μF, R _S = 0, V _S = 0V	-	-10	-	pC	
OFF Isolation, OIRR	V _{IN} = 0V, R _L = 75Ω, V _S = 2V _{p-p} , f = 500kHz (Note 5)	-	78	-	dB	
Source OFF Capacitance, C _{S(OFF)}	f = 140kHz V _S = 0V V _{IN} = 0V	-	11	-	pF	
Drain OFF Capacitance, C _{D(OFF)}	V _D = 0V V _{IN} = 0V	-	8	-	pF	
Channel ON Capacitance, C _{D(ON)} + C _{S(ON)}	V _S = V _D = 0V V _{IN} = 15V	-	27	-	pF	
DIGITAL INPUT CHARACTERISTICS						
Input Current with Voltage High, I _{IH}	V _{IN} = 15V, Full Temperature Range	-	0.001	1	μA	
Input Current with Voltage Low, I _{IL}	V _{IN} = 0V, Full Temperature Range	-1	-0.001	-	μA	
ANALOG SWITCH CHARACTERISTICS						
Analog Signal Range, V _{ANALOG}		-15	-	15	V	
Drain-Source ON Resistance, r _{DS(ON)}	V _{IN} = 11V	I _S = -1mA, V _D = +10V	-	60	100	Ω
		I _S = 1mA, V _D = -10V	-	60	100	Ω
Source OFF Leakage Current, I _{S(OFF)}	V _{IN} = 3.5V	V _S = 14V, V _D = -14V	-	0.1	5	nA
		V _S = -14V, V _D = 14V	-5	-0.1	-	nA
Drain OFF Leakage Current, I _{D(OFF)}	V _{IN} = 3.5V	V _S = -14V, V _D = 14V	-	0.1	5	nA
		V _S = 14V, V _D = -14V	-5	-0.1	-	nA
Channel ON Leakage Current, I _{D(ON)}	V _{IN} = 11V	V _D = V _S = 14V	-	0.1	5	nA
		V _D = V _S = -14V	-5	-0.1	-	nA

DG308A

Electrical Specifications $V_+ = 15V$, $V_- = -15V$, $GND = 0V$, $T_A = 25^\circ C$ (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 4) MIN	(NOTE 3) TYP	(NOTE 4) MAX	UNITS
POWER SUPPLY CHARACTERISTICS					
Positive Supply Current, I_+	All Channels ON or OFF $V_{IN} = 0V$ or $15V$	-	0.001	100	μA
Negative Supply Current, I_-		-100	-0.001	-	μA

NOTES:

- Typical values are for design aid only, not guaranteed and not subject to production testing.
- The algebraic convention whereby the most negative value is a minimum, and the most positive is a maximum, is used in this data sheet.
- OFF isolation = $20 \text{ Log } V_D/V_S$, where V_S = input to OFF switch, and V_D = output.

Test Circuit and Waveforms




FIGURE 1. t_{ON} AND t_{OFF} TEST CIRCUIT AND MEASUREMENT POINTS

Die Characteristics

DIE DIMENSIONS:

2058 μ m x 2109 μ m

METALLIZATION:

Type: Al
Thickness: 10k \AA \pm 1k \AA


PASSIVATION:

Type: PSG Over Nitride
PSG Thickness: 7k \AA \pm 1.4k \AA
Nitride Thickness: 8k \AA \pm 1.2k \AA


WORST CASE CURRENT DENSITY:

9.1 x 10⁴ A/cm²

Metallization Mask Layout



Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
- e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E16.3 (JEDEC MS-001-BB ISSUE D)
16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.735	0.775	18.66	19.68	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	16		16		9

Rev. 0 12/93

Small Outline Plastic Packages (SOIC)



M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.013	0.020	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.3859	0.3937	9.80	10.00	3
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	16		16		7
α	0°	8°	0°	8°	-

NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

Sales Office Headquarters

NORTH AMERICA
 Intersil Corporation
 P. O. Box 883, Mail Stop 53-204
 Melbourne, FL 32902
 TEL: (321) 724-7000
 FAX: (321) 724-7240

EUROPE
 Intersil SA
 Mercure Center
 100, Rue de la Fusee
 1130 Brussels, Belgium
 TEL: (32) 2.724.2111
 FAX: (32) 2.724.22.05

ASIA
 Intersil (Taiwan) Ltd.
 7F-6, No. 101 Fu Hsing North Road
 Taipei, Taiwan
 Republic of China
 TEL: (886) 2 2716 9310
 FAX: (886) 2 2715 3029