

IND16305

40-BIT AC-PDP DRIVER


DESCRIPTION

The IND16305 is an AC plasma display panel (PDP) row driver which uses a high withstand voltage CMOS process. It is composed of a 40-bit bidirectional shift register, latch circuit, and a high withstand voltage CMOS driver block. The logic block operates on a 5 V power supply (CMOS level input), enabling direct connection to a microcomputer. The driver block is implemented by means of 200 V, 400 mA high withstand voltage CMOS.

FEATURES

- High withstand voltage CMOS structure
- High withstand voltage, high current output (200 V, 400 mA)
- On-chip 40-bit bidirectional shift register
- Low power dissipation (1 mA max. $T_a = -40$ to $+85$ °C)
- Wide operating temperature range (-40 to $+85$ °C)

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ($T_a = 25$ °C, $V_{SS1} = V_{SS2} = 0$ V)

PARAMETER	SYMBOL	RATING	UNIT
Logic block supply voltage	V_{DD1}	-0.5 to +7.0	V
Driver block supply voltage	V_{DD2}	-0.5 to +200	V
Logic block input voltage	V_I	-0.5 to $V_{DD1} + 0.5$	V
Driver block output current	I_O	400*	mA
Permissible package loss	P_D	1000	mW
Operating temperature	$T_{opt.}$	-40 to +85	°C
Storage temperature	$T_{srg.}$	-65 to +150	°C

* Duty $\leq 1/40$. Derate at -10 mW/°C at $T_A = 25$ °C or higher

RECOMMENDED OPERATING CONDITIONS ($T_a = -40$ to $+85$ °C, $V_{SS1} = V_{SS2} = 0$ V)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Logic block supply voltage	V_{DD1}	4.5	5.0	5.5	V
Driver block supply voltage	V_{DD2}	30		180	V
Input voltage high	V_{IH}	$0.8 \cdot V_{DD1}$		V_{DD1}	V
Input voltage low	V_{IL}	0		$0.2 \cdot V_{DD1}$	V
Driver output current	I_O			± 300	mA



Korzhenevsky 12, Minsk, 220064, Republic of Belarus
 Fax: +375 (17) 278 28 22
 Tel: +375 (17) 278 49 09, 212 27 02
 Tel/fax: +375 (17) 212 68 53
 E-mail: office@bms.by
 URL: www.bms.by

IND16305

PIN CONFIGURATION (Top View)



- Ensure that the VDD1, VDD2, VSS1 and VSS2 pins are all used, and that VSS1 and VSS2 are used at the same potential (connect at same point near IC).
- Pin 33 is connected to the lead frame, and must therefore be left open.

DESCRIPTION OF PINS

Pin Symbol	Pin Name	Pin No.	Description
BLK	Output blank input	37	See truth table
A	RIGHT data input/output	30	Serial data input/output* When R/L = H A: Input B:Output
B	LEFT data input/output	35	When R/L = L A: Output B: Input
CLK	Clock input	31	Shift executed on rise
STB	Latch enable input	36	H: Latch, L: Data-through
R/L	Shift direction control input	25	H: Right shift mode A → O ₁ □ ... O ₄₀ → B L: Left shift mode B → O ₄₀ → ... O ₁ □ A
CLR	Clear input	32	L: Shift register ALL L
PC	Polarity reversal input	27	See truth table
O ₁ to O ₄₀	High withstand voltage outputs	1 to 20 45 to 64	200 V, 400 mA max.
VDD1	Logic block power supply	26, 39	5 V ± 10 %
VDD2	Driver block power supply	21, 44	30 V to 180 V
VSS1	Logic block ground	24, 41	Connect to system GND
VSS2	Driver block ground	22, 23, 42, 43	Connect to system GND at same point.
NC	Unused pins	28, 29, 33, 34, 38, 40	Non-connection Ensure that pin 33 is left open.

* Data resulting from inversion of the data input is input to the shift register, and data resulting from inversion of the shift register data is output to the output.



IND16305

ELECTRICAL SPECIFICATIONS ($T_a = 25\text{ }^\circ\text{C}$, $V_{DD1} = 4.5\text{ to }5.5\text{ V}$, $V_{DD2} = 180\text{ V}$, $V_{SS1} = V_{SS2} = 0\text{ V}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITIONS
Output voltage high	V_{OH1}	$0.9 \cdot V_{DD1}$		V	Logic $I_{OH} = -1\text{ mA}$
Output voltage low	V_{OL1}		$0.1 \cdot V_{DD1}$	V	Logic $I_{OL} = 1\text{ mA}$
Output voltage high	V_{OH21}	160		V	O_1 to O_{40} , $I_{OH} = -150\text{ mA}$
	V_{OH22}	140		V	O_1 to O_{40} , $I_{OH} = -300\text{ mA}$
Output voltage low	V_{OL21}		20	V	O_1 to O_{40} , $I_{OL} = 150\text{ mA}$
	V_{OL22}		40	V	O_1 to O_{40} , $I_{OL} = 300\text{ mA}$
Input current	I_i		± 1	μA	$V_i = V_{DD1}$ or V_{SS1}
Input voltage high	V_{IH}	$0.8 \cdot V_{DD1}$		V	
Input voltage low	V_{IL}		$0.2 \cdot V_{DD1}$	V	
Static consumption current	I_{DD1}		100	μA	Logic $T_a = -40\text{ to }+85\text{ }^\circ\text{C}$
	I_{DD1}		10	μA	Logic $T_a = 25\text{ }^\circ\text{C}$
	I_{DD2}		1	mA	Driver $T_a = -40\text{ to }+85\text{ }^\circ\text{C}$
	I_{DD2}		100	μA	Driver $T_a = 25\text{ }^\circ\text{C}$

SWITCHING CHARACTERISTICS ($T_a = 25\text{ }^\circ\text{C}$, $V_{DD1} = 5\text{ V}$, $V_{DD2} = 180\text{ V}$, Logic $C_L = 15\text{ pF}$, Driver $C_L = 50\text{ pF}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITIONS
Transmission delay time	t_{PHL1}		120	ns	CLK \rightarrow A/B
	t_{PLH1}		120	ns	
	t_{PLH2}		120	ns	CLR \rightarrow A/B
	t_{PHL3}		200	ns	CLK \rightarrow O1 to O40
	t_{PLH3}		200	ns	
	t_{PHL4}		200	ns	STB \rightarrow O1 to O40
	t_{PLH4}		200	ns	
	t_{PHL5}		220	ns	BLK \rightarrow O1 to O40
	t_{PLH5}		220	ns	
	t_{PHL6}		220	ns	PC \rightarrow O1 to O40
t_{PLH6}		220	ns		
Rise time	t_{TLH}		100	ns	O1 to O40
Fall time	t_{THL}		100	ns	O1 to O40
Maximum clock frequency (DATA)	f_{max}	15		MHz	Duty = 50 %
Input capacitance	C_i		15	pF	

REQUIRED TIMING CONDITIONS ($T_a = -40\text{ to }+85\text{ }^\circ\text{C}$, $V_{DD1} = 4.5\text{ to }5.5\text{ V}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITIONS
Clock pulse width	PW_{CLK}	30		ns	
Strobe pulse width	PW_{STB}	60		ns	
Blank pulse width	PW_{BLK}	200		ns	
PC pulse width	PW_{PC}	300		ns	
Clear pulse width	PW_{CLR}	120		ns	
Data setup time	t_{SETUP}	20		ns	
Data hold time	t_{HOLD}	5		ns	
Clock-strobe time	$t_{CLK-STB}$	120		ns	CLK $\uparrow \rightarrow$ STB \uparrow



IND16305

TRUTH TABLE 1 (Shift Register Block)

R/L	CLK	A	B	Shift Register
H	↑	Input	Output	Right shift execution
H	H or L			Hold
L	↑	Output	Input	Left shift execution
L	H or L			Hold

TRUTH TABLE 2 (Latch Block)

STB	Operation
H	Data immediately prior to STB becoming H is held
L	Shift register data is output

TRUTH TABLE 3 (Driver Block)

DATA	BLK	PC	On	Remarks
H	L	L	H	
L	L	L	L	
H	L	H	L	
L	L	H	H	
X	H	L	H	All outputs H
X	H	H	L	All outputs L

H→: High level

L→: Low level


X→: H or L

DATA: Data input to A (B)

Caution To prevent latch up breakdown, the power should be turned on in the order V_{DD1}, logic signal, V_{DD2}. It should be turned off in the opposite order.


TIMING CHART

() : When R/L=L






IND16305

SWITCHING CHARACTERISTIC WAVEFORMS




IND16305



IND16305

80 PIN PLASTIC QFP (THREE DIRECTIONS) (14x20)



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	22.3±0.4	0.878±0.016
B	20.0±0.2	0.795±0.009
C	14.0±0.2	0.551±0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
H	0.35±0.10	0.014±0.005
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.009
L	0.8±0.2	0.031±0.009
	+0.10	+0.004
M	0.15	0.006
	-0.05	-0.003
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.
		P80GF-80-3L9-2

