
IN74ACT32


Quad 2-Input OR Gate High-Speed Silicon-Gate CMOS

The IN74ACT32 is identical in pinout to the LS/ALS32, HC/HCT32. The IN74ACT32 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA



LOGIC DIAGRAM



$$PIN 14 = V_{CC}$$

$$PIN 7 = GND$$

PIN ASSIGNMENT

A1 [1●			v _{CC}
В1	2	13	þ	B4
Y1 [3	12	þ	A4
A2 [4	11	þ	Y4
В2	5	10	þ	В3
Y2 [6	9	þ	A3
GND [7	8	þ	Y3

FUNCTION TABLE

Inp	uts	Output
A	В	Y
L	L	L
L	Н	Н
Н	L	Н
Н	Н	Н

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V_{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I_{IN}	DC Input Current, per Pin	±20	mA
I_{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I_{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
T_{L}	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V_{IN}, V_{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V
T_{J}	Junction Temperature (PDIP)		140	°C
T_A	Operating Temperature, All Package Types	-40	+85	°C
I_{OH}	Output Current - High		-24	mA
I_{OL}	Output Current - Low		24	mA
t_r , t_f	Input Rise and Fall Time * $V_{CC} = 4.5 \text{ V}$ (except Schmitt Inputs) $V_{CC} = 5.5 \text{ V}$	0	10 8.0	ns/V

 $^{^*}V_{IN}$ from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, $V_{\rm IN}$ and $V_{\rm OUT}$ should be constrained to the range $GND \le (V_{\rm IN}) = V_{\rm CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.



⁺Derating - Plastic DIP: - $10 \text{ mW}/^{\circ}\text{C}$ from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			V _{CC}	Guarante	eed Limits	
Symbol	Parameter	Test Conditions	V	25 °C	-40°C to 85°C	Unit
V_{IH}	Minimum High- Level Input Voltage	$V_{OUT} = V_{CC} - 0.1 \text{ V}$	4.5 5.5	2.0 2.0	2.0 2.0	V
V_{IL}	Maximum Low - Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V_{OH}	Minimum High- Level Output Voltage	$I_{OUT} \le -50 \ \mu A$	4.5 5.5	4.4 5.4	4.4 5.4	V
		$^*V_{IN}$ = V_{IH} or V_{IL} I_{OH} =-24 mA I_{OH} =-24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
V_{OL}	Maximum Low- Level Output Voltage	$I_{OUT} \le 50 \mu A$	4.5 5.5	0.1 0.1	0.1 0.1	V
		$^*V_{IN}=V_{IL}$ $I_{OL}=24 \text{ mA}$ $I_{OL}=24 \text{ mA}$	4.5 5.5	0.36 0.36	0.44 0.44	
I_{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μΑ
ΔI_{CCT}	Additional Max I _{CC} /Input	V _{IN} =V _{CC} - 2.1 V	5.5		1.5	mA
I _{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA
I _{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
I_{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	4.0	40	μА

^{*} All outputs loaded; thresholds on input associated with output under test.

⁺Maximum test duration 2.0 ms, one output loaded at a time.

$\textbf{AC ELECTRICAL CHARACTERISTICS} \; (V_{CC} = 5.0 \; V \pm 10\%, \; C_L = 50 pF, Input \; t_r = t_f = 3.0 \; ns)$

		(Guarante	ed Limi	ts	
Symbol	Parameter	25	°C	_	°C to 5°C	Unit
		Min	Max	Min	Max	
t _{PLH}	Propagation Delay, Input A or B to Output Y (Figure 1)	1.0	9.0	1.0	10.0	ns
t _{PHL}	Propagation Delay, Input A or B to Output Y (Figure 1)	1.0	9.0	1.0	10.0	ns
C_{IN}	Maximum Input Capacitance	4	.5	4	.5	pF

		Typical @25°C,V _{CC} =5.0 V	
C_{PD}	Power Dissipation Capacitance	20	pF






Figure 1. Switching Waveforms

N SUFFIX PLASTIC DIP (MS - 001AA)






NOTES:

Dimensions "A", "B" do not include mold flash or protrusions.
 Maximum mold flash or protrusions 0.25 mm (0.010) per side.

|--|

	Dimens	ion, mm	
Symbol	MIN	MAX	
A	18.67	19.69	
В	6.1	7.11	
C		5.33	
D	0.36	0.56	
F	1.14	1.78	
G	2.54		
Н	7.	62	
J	0°	10°	
K	2.92	3.81	
L	7.62	8.26	
M	0.2	0.36	
N	0.38		

D SUFFIX SOIC (MS - 012AB)



- 1. Dimensions A and B do not include mold flash or protrusion.
- 2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B 0.25 mm (0.010) per side.



	Dimension, mm		
Symbol	MIN	MAX	
A	8.55	8.75	
В	3.8	4	
C	1.35	1.75	
D	0.33	0.51	
F	0.4	1.27	
G	1.27		
Н	5.	27	
J	0°	8°	
K	0.1	0.25	
M	0.19	0.25	
P	5.8	6.2	
R	0.25	0.5	