## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Very low ON Resistance ( $3 \Omega$ typical)
- Fast turn-on/turn-off time
- Available in 8-pin SOIC Package (S1)
- Undershoot clamp diodes on all switch and control inputs
- Zero propagation delay, zero added ground bounce


## APPLICATIONS

- Line control
- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3 V )
- Power conservation
- Capacitance reduction and isolation
- Clock gating
- Bus isolation
- Signal suppression/blanking


## DESCRIPTION:

The QS3306A provides a set of two high-speed low resistance ( $3 \Omega$ typical) CMOS switches connecting inputs to outputs without propagation delay and without generating additional ground bounce noise. Individual enables ( $\overline{\mathrm{OE}}$ ) are used to turn on the switches. The QS3306A is ideal for signal and control switching since the device adds no noise, ground bounce, propagation delay, or significant power consumption to the system. The QS3306A can also be used for analog switching applications such as video.

The QS3306A is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



SOIC (S1) TOP VIEW

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| Vterm $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| VAC $^{2}$ | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| IOUT | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation | 0.5 | W |
| TstG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc Terminals.
3. All terminals except Vcc.

## CAPACITANCE

(TA $=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}$, VOUT $=0 \mathrm{~V}$ )

| Pins | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ (Inputs) | 3 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 5 | 7 | pF |

NOTE:

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

| Pin Names | $I / 0$ | Description |
| :---: | :---: | :--- |
| $1 \mathrm{~A}-2 \mathrm{~A}$ | $\mathrm{I} / \mathrm{O}$ | Bus A |
| $1 \mathrm{~B}-2 \mathrm{~B}$ | $\mathrm{I} / \mathrm{O}$ | Bus B |
| $\overline{10 \mathrm{E}}-2 \mathrm{OE}$ | I | Switch Enable |

FUNCTION TABLE(1)

| $\overline{\mathrm{nOE}}$ | nA | nB | Function |
| :---: | :---: | :---: | :--- |
| L | H | H | Connect |
| L | L | L | Connect |
| H | X | X | Disconnect |

NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't care

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Pins | 2 | - | - | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Pins | - | - | 0.8 | V |
| IIN | Input Leakage Current (Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| loz | Off-State Current (Hi-Z) | $\mathrm{OV} \leq$ Vout $\leq \mathrm{Vcc}$, Switches OFF | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance ${ }^{(2)}$ | $\mathrm{Vcc}=\mathrm{Min}$., $\mathrm{VIN}=0 \mathrm{~V}$, $\mathrm{ION}=30 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
| Ron | Switch ON Resistance ${ }^{(2)}$ | $\mathrm{Vcc}=$ Min., VIN $=2.4 \mathrm{~V}$, $\mathrm{ION}=15 \mathrm{~mA}$ | - | 10 | 15 | $\Omega$ |
| Vp | Pass Voltage ${ }^{(3)}$ | $\mathrm{VIN}=\mathrm{VCC}=5 \mathrm{~V}$, IOUT $=-5 \mu \mathrm{~A}$ | 3.7 | 4 | 4.2 | V |

## NOTES:

1. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Max value of Ron is guaranteed but not production tested.
3. Pass voltage is guaranteed but not production tested.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | Vcc $=$ Max., VIN $=$ GND or Vcc, $\mathrm{f}=0$ | 3 | $\mu \mathrm{~A}$ |
| $\Delta \mathrm{ICC}$ | Power Supply Current per Control Input HIGH ${ }^{(2)}$ | $\mathrm{VCC}=$ Max., VIN $=3.4 \mathrm{~V}, \mathrm{f}=0$ | 1 | mA |
| ICCD | Dynamic Power Supply Current per MHZ ${ }^{(3)}$ | Vcc $=$ Max., A and B pins open <br> Control Input Toggling at $50 \%$ Duty Cycle | 0.25 | $\mathrm{~mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per $\operatorname{TLL}$ driven input ( $\mathrm{VIN}=3.4 \mathrm{~V}$, control inputs only). A and B pins do not contribute to $\Delta \mathrm{lcc}$.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$
CLOAD $=50 \mathrm{pF}$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tPLH <br> tPHL | Data Propagation Delay ${ }^{(2,3)}$ <br> nA to nB | - | - | $0.25^{(3)}$ | ns |
| tPZL <br> tPZH | Switch Turn-on Delay <br> OE to nA/nB | 1.5 | - | 6.5 |  |
| tPLZ <br> tPHZ | Switch Turn-off Delay ${ }^{(2)}$ <br> OE to nA/nB | 1.5 | ns |  |  |

## NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The time constant for the switch alone is of the order of 0.25 ns for $\mathrm{CL}=50 \mathrm{pF}$. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## ORDERING INFORMATION


fax: 408-492-8674
www.idt.com*

