



3.3V CMOS 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

**IDT74LVCH162952A
ADVANCE
INFORMATION**

FEATURES:

- Typical $t_{sk(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCH162952A:

- Balanced Output Drivers: ±12mA
- Low switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:


This 16-bit registered transceiver is built using advanced dual metal CMOS technology. This high-speed, low power device is organized as two independent 8-bit D-type registered transceivers with separate input and output control for independent control of data flow in either direction. For example, the A-to-B enable (\overline{CEAB}) must be low to enter data from the A port. CLKAB controls the clocking function. When CLKAB toggles from low-to-high, the data present on the A port will be clocked into the register. \overline{OEAB} performs the output enable function on the B port. Data flow from the B port to A port is similar but requires using \overline{CEBA} , CLKBA, and \overline{OEBA} inputs. Full 16-bit operation is achieved by tying the control pins of the independent transceivers together.

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.


The LVCH162952A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. The driver has been designed to drive ±12mA at the designated threshold levels.

The LVCH162952A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

Functional Block Diagram



PIN CONFIGURATION



PIN DESCRIPTION

| Pin Names | Description |
|--------------------|---|
| \overline{xOEAB} | A-to-B Output Enable Inputs (Active LOW) |
| \overline{xOEBA} | B-to-A Output Enable Inputs (Active LOW) |
| \overline{xCEAB} | A-to-B Clock Enable Inputs (Active LOW) |
| \overline{xCEBA} | B-to-A Clock Enable Inputs (Active LOW) |
| xCLKAB | A-to-B Clock Inputs |
| xCLKBA | B-to-A Clock Inputs |
| xAx | A-to-B Data Inputs or B-to-A 3-State Outputs ⁽¹⁾ |
| xBx | B-to-A Data Inputs or A-to-B 3-State Outputs ⁽¹⁾ |

NOTE:

- These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

ABSOLUTE MAXIMUM RATINGS (1)

| Symbol | Description | Max. | Unit |
|------------------------------------|---|---------------|------|
| $V_{TERM}^{(2)}$ | Terminal Voltage with Respect to GND | - 0.5 to +6.5 | V |
| $V_{TERM}^{(3)}$ | Terminal Voltage with Respect to GND | - 0.5 to +6.5 | V |
| TSTG | Storage Temperature | - 65 to +150 | °C |
| I _{OUT} | DC Output Current | - 50 to +50 | mA |
| I _{IK} I _{OK} | Continuous Clamp Current, $V_i < 0$ or $V_o < 0$ | - 50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ±100 | mA |

LVC Link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 4.5 | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 6.5 | 8 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 6.5 | 8 | pF |

LVC Link

NOTE:

- As applicable to the device type.

FUNCTION TABLE (1,2)

| Inputs | | | | Outputs |
|--------------------|--------|--------------------|-----|----------------|
| \overline{xCEAB} | xCLKAB | \overline{xOEAB} | xAx | xBx |
| H | X | L | X | B ₀ |
| X | L | L | X | B ₀ |
| L | ↑ | L | L | L |
| L | ↑ | L | H | H |
| X | X | H | X | Z |

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High-Impedance
↑ = Low-to-High Transition
B₀ = Level of B before the indicated steady-state input conditions were established
- A-to-B data flow is shown; B-to-A data flow is similar but uses \overline{xCEBA} , xCLKBA, and \overline{xOEBA} .

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

| Symbol | Parameter | Test Conditions | | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-----------------------|--|---|---------------------------------|------|---------------------|------|------|
| VIH | Input HIGH Voltage Level | VCC = 2.3V to 2.7V | | 1.7 | — | — | V |
| | | VCC = 2.7V to 3.6V | | 2 | — | — | |
| VIL | Input LOW Voltage Level | VCC = 2.3V to 2.7V | | — | — | 0.7 | V |
| | | VCC = 2.7V to 3.6V | | — | — | 0.8 | |
| IIH IIL | Input Leakage Current | VCC = 3.6V | VI = 0 to 5.5V | — | — | ±5 | µA |
| IOZH IOZL | High Impedance Output Current (3-State Output pins) | VCC = 3.6V | VO = 0 to 5.5V | — | — | ±10 | µA |
| IOFF | Input/Output Power Off Leakage | VCC = 0V, VIN or VO ≤ 5.5V | | — | — | ±50 | µA |
| VIK | Clamp Diode Voltage | VCC = 2.3V, IIN = -18mA | | — | -0.7 | -1.2 | V |
| VH | Input Hysteresis | VCC = 3.3V | | — | 100 | — | mV |
| ICCL ICCH IC CZ | Quiescent Power Supply Current | VCC = 3.6V | VIN = GND or VCC | — | — | 10 | µA |
| | | | 3.6 ≤ VIN ≤ 5.5V ⁽²⁾ | — | — | 10 | |
| ΔICC | Quiescent Power Supply Current Variation | One input at VCC - 0.6V other inputs at VCC or GND | | — | — | 500 | µA |

LVC Link

NOTES:

1. Typical values are at VCC = 3.3V, +25°C ambient.
2. This applies in the disabled state only.

BUS-HOLD CHARACTERISTICS

| Symbol | Parameter ⁽¹⁾ | Test Conditions | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|----------------|----------------------------------|-----------------|----------------|------|---------------------|------|------|
| IBHH IBHL | Bus-Hold Input Sustain Current | VCC = 3.0V | VI = 2.0V | -75 | — | — | µA |
| | | | VI = 0.8V | 75 | — | — | |
| IBHH IBHL | Bus-Hold Input Sustain Current | VCC = 2.3V | VI = 1.7V | — | — | — | µA |
| | | | VI = 0.7V | — | — | — | |
| IBHHO IBHLO | Bus-Hold Input Overdrive Current | VCC = 3.6V | VI = 0 to 3.6V | — | — | ±500 | µA |

LVC Link

NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at VCC = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|--------------------------|---------------------|--------------------------------|---------------------------|-----------------------|------|------|
| V _{OH} | Output HIGH Voltage | V _{CC} = 2.3V to 3.6V | I _{OH} = - 0.1mA | V _{CC} - 0.2 | — | V |
| | | V _{CC} = 2.3V | I _{OH} = - 4mA | 1.9 | — | |
| | | | I _{OH} = - 6mA | 1.7 | — | |
| | | V _{CC} = 2.7V | I _{OH} = - 4mA | 2.2 | — | |
| | | | I _{OH} = - 8mA | 2 | — | |
| | | V _{CC} = 3.0V | I _{OH} = - 6mA | 2.4 | — | |
| I _{OH} = - 12mA | 2 | | — | | | |
| V _{OL} | Output LOW Voltage | V _{CC} = 2.3V to 3.6V | I _{OL} = 0.1mA | — | 0.2 | V |
| | | V _{CC} = 2.3V | I _{OL} = 4mA | — | 0.4 | |
| | | | I _{OL} = 6mA | — | 0.55 | |
| | | V _{CC} = 2.7V | I _{OL} = 4mA | — | 0.4 | |
| | | | I _{OL} = 8mA | — | 0.6 | |
| | | V _{CC} = 3.0V | I _{OL} = 6mA | — | 0.55 | |
| I _{OL} = 12mA | — | | 0.8 | | | |

LVC Link

NOTE:

- V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = - 40°C to +85°C.

OPERATING CHARACTERISTICS, V_{CC} = 3.3V ± 0.3V, T_A = 25°C

| Symbol | Parameter | Test Conditions | Typical | Unit |
|--------|--|---------------------------------|---------|------|
| CPD | Power Dissipation Capacitance per transceiver Outputs enabled | C _L = 0pF, f = 10MHz | | pF |
| CPD | Power Dissipation Capacitance per transceiver Outputs disabled | | | pF |

SWITCHING CHARACTERISTICS ⁽¹⁾

| Symbol | Parameter | V _{CC} = 2.7V | | V _{CC} = 3.3V±0.3V | | Unit |
|--------------------|--|------------------------|------|-----------------------------|------|------|
| | | Min. | Max. | Min. | Max. | |
| t _{PLH} | Propagation Delay | 2 | 7.6 | 2 | 6.6 | ns |
| t _{PHL} | xCLKAB, xCLKBA to xBx, xAx | | | | | |
| t _{PZH} | Output Enable Time | 1.5 | 8 | 1.5 | 7 | ns |
| t _{PZL} | xOEBA, xOEAB to xAx, xBx | | | | | |
| t _{PHZ} | Output Disable Time | 1.5 | 7.5 | 1.5 | 6.5 | ns |
| t _{PLZ} | xOEBA, xOEAB to xAx, xBx | | | | | |
| t _{SU} | Set-up Time, HIGH or LOW xAx, xBx before xCLKAB↑, xCLKBA↑ | 2.5 | — | 2.5 | — | ns |
| t _H | Hold Time, HIGH or LOW xAx, xBx after xCLKAB↑, xCLKBA↑, | 1.5 | — | 1.5 | — | ns |
| t _{SU} | Set-up Time, HIGH or LOW xCEAB, xCEBA before xCLKAB↑, xCLKBA↑ | 1.8 | — | 1.4 | — | ns |
| t _H | Hold Time, HIGH or LOW xCEAB, xCEBA after xCLKAB↑, xCLKBA↑ | 2 | — | 2 | — | ns |
| t _w | Pulse Width HIGH or LOW xCLKAB or xCLKBA | 3 | — | 3 | — | ns |
| t _{SK(0)} | Output Skew ⁽²⁾ | — | — | — | 500 | ps |

NOTES:

- See test circuits and waveforms. T_A = - 40°C to + 85°C.
- Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | V _{CC} (1) = 3.3V ± 0.3V | V _{CC} (1) = 2.7V | V _{CC} (2) = 2.5V ± 0.2V | Unit |
|-------------------|-----------------------------------|----------------------------|-----------------------------------|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |

LVC Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

LVC Link

NOTE:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

SWITCH POSITION

| Test | Switch |
|-----------------|-------------------|
| Open Drain | V _{LOAD} |
| Disable Low | |
| Enable Low | |
| Disable High | GND |
| Enable High | |
| All Other tests | Open |

LVC Link

OUTPUT SKEW - t_{SK}(x)




$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

NOTES:


1. For t_{SK}(a) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



LVC Link

ENABLE AND DISABLE TIMES




LVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES




LVC Link

PULSE WIDTH



LVC Link

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

**To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.*