

3.3V CMOS DUAL J-K FLIP-FLOP WITH SET AND RESET, POSITIVE-EDGE TRIG-GER, AND 5 VOLT TOLERANT I/O

IDT74LVC109A

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4
 µ W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- · All inputs, outputs, and I/Os are 5V tolerant
- · Supports hot insertion
- Available in QSOP, SOIC, SSOP, and TSSOP packages

DRIVE FEATURES:

- · High Output Drivers: ±24mA
- · Reduced system switching noise

APPLICATIONS:

- · 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems


DESCRIPTION:

The LVC109A dual J- \overline{K} flip-flop with set and reset, positive-edge trigger is built using advanced dual metal CMOS technology. This device features individual J, \overline{K} inputs, clock (CP) inputs, set ($\overline{S}D$) and reset ($\overline{R}D$) inputs; also complementary Q and \overline{Q} outputs. The set and reset are asynchronous active low inputs and operate independently of the clock input. The J and \overline{K} inputs control the state changes of the flip-flops as described in the function table. The J and \overline{K} inputs must be stable one setup time prior to the low-to-high clock transition for predictable operation. The J- \overline{K} design allows operation as a D-type flip-flop by tying the J and \overline{K} inputs together.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC109A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

FUNCTIONAL BLOCK DIAGRAM



NOTE:


Pin numbers are for section 1. Refer to pin configuration for section 2 pin numbers.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE


AUGUST 1999

PIN CONFIGURATION



QSOP/ SOIC/ SSOP/ TSSOP TOP VIEW

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.5	V
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-50 to +50	mA
lik lok	Continuous Clamp Current, VI < 0 or VO < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output Capacitance	Vout = 0V	5.5	8	pF
CI/O	I/O Port Capacitance	VIN = 0V	6.5	8	pF

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
хСР	Clock Inputs, LOW-to-HIGH, edge-triggered
xR̄□	Asynchronous Reset Input (Active LOW)
x≅D	Asynchronous Set Inputs (Active LOW)
xJ, xK	Synchronous Inputs
ΧQ	True Flip-Flop Outputs
хQ	Complement Flip-Flop Outputs

FUNCTION TABLE (1)

	Inputs					Outp	outs
Operating Modes	xSD	xRD	хСР	kЛ	хК	Ох	ДX
Asynchronous set	L	Н	Х	Х	Х	Н	L
Asynchronous reset	Н	L	Х	Х	Х	L	Н
Undetermined	L	L	Х	Х	Х	Н	Н
Toggle	Н	Н	↑	h	I	\overline{Q}^{(2)}	Q ⁽³⁾
Load "0" (reset)	Н	Н	↑	I	I	L	Н
Load "1" (set)	Н	Н	↑	h	h	Н	L
Hold "no change"	Н	Н	↑	I	h	Q ⁽³⁾	$\overline{Q}^{(2)}$

NOTES:

- 1. H = HIGH Voltage Level
 - h = HIGH voltage level of input set-up time prior to the LOW-to-HIGH CP transition
 - L = LOW voltage level
 - I = LOW voltage level of input set-up time prior to LOW-to-HIGH CP transition
 - X = Don't Care
 - ↑ = LOW-to-HIGH transition
- 2. Complement of Q or level of $\overline{\mathbf{Q}}$ before the indicated steady-state input conditions were established.
- 3. Level of Q before the indicated steady-state input conditions were established.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Cond	litions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_		V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lін	Input Leakage Current	Vcc = 3.6V	VI = 0 to 5.5V	_	_	±5	μΑ
lıL							
lozh	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μΑ
lozl	(3-State Output pins)						
loff	Input/Output Power Off Leakage	$VCC = 0V$, $VIN or VO \le 5.5V$		_	_	±50	μΑ
Vik	Clamp Diode Voltage	Vcc = 2.3V, IIN = -18mA	VCC = 2.3V, IIN = -18mA		-0.7	-1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V, Vin = GND or Vcc		_	_	10	μΑ
∆lcc	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inp	uts at Vcc or GND	_	_	500	μΑ

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Con	ditions ⁽¹⁾	Min.	Max.	Unit
Voн	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3V		2.4	_	
		Vcc = 3V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3V	Iol = 24mA	_	0.55	

NOTE:

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C

Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance per Flip-Flop	CL = 0pF, f = 10Mhz	_	pF

SWITCHING CHARACTERISTICS(1)

		Vcc = 2.	5V ± 0.2V	Vcc =	= 2.7V	Vcc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tplh tphl	Propagation Delay xCP to xQ or x $\overline{\mathbf{Q}}$	_	9	_	8.5	_	7.5	ns
tPLH .	Propagation Delay $x\overline{S}D$ to $x\overline{Q}$ or $x\overline{R}D$ $x\overline{Q}$	_	11	_	9	_	8	ns
tPHL .	Propagation Delay $x\overline{S}D$ to $x\overline{Q}$ or $x\overline{R}D$ $x\overline{Q}$	_	10	_	10	_	9	ns
tsu	Set-up Time, xJ, $x\overline{K}$ to xCP	2.5	_	2.5	-	2.5	_	ns
tH	Hold Time, xJ , $x\overline{K}$ to xCP	2	-	2	-	2	-	ns
trem	Removal Time, $x\overline{S}_D$, $x\overline{R}_D$ to xCP	3		3	-	3	-	ns
tw	Pulse Width, CLK HIGH or LOW	3.3	_	3.3	_	3.3	_	ns
tw	Set or Reset Pulse Width, HIGH or LOW	3	_	3	_	3	_	ns
tsk(o)	Output Skew ⁽²⁾	_	_	_	_	_	500	ps


NOTES:

- 1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to + 85° C.
- 2 Skew between any two outputs of the same package and switching in the same direction.

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ =2.5V±0.2V	Vcc ⁽²⁾ = 3.3V±0.3V & 2.7V	Unit
VLOAD	2 x Vcc	6	V
VIH	Vcc	2.7	V
VT	Vcc / 2	1.5	V
VLZ	150	300	mV
VHZ	150	300	mV
CL	30	50	pF



Test Circuit for All Outputs

LVC QUAD Link

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tr \leq 2ns; tr \leq 2ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open




tsk(x) = |tplh2 - tplh1| or |tphl2 - tphl1|

LVC QUAD Link


Output Skew - tsk(x)

NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- 2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times




Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION



Quarter Size Outline Package Small Outline IC Shrink Small Outline Package Thin Shrink Small Outline Package

Dual J-K Flip-Flop with Set and Reset, Postive-Edge Trigger, ±24mA

-40°C to +85°C



2975 Stender Way Santa Clara, CA 95054

for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459