



## 3.3V CMOS 20-BIT REGISTER WITH CLOCK ENABLE

IDT74FCT16V721


### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 25 mil Center SSOP, 19.6 mil pitch TSSOP and 15.7 mil pitch TVSOP Packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$ , Normal Range or  $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range  $V_{CC} = 2.5V \pm 0.2V$
- CMOS power levels (0.4μW typ. static)
- Rail-to-Rail output swing for increased noise margin


### DESCRIPTION:

The FCT16V721 20-bit register is built using advanced dual metal CMOS technology. These high speed devices have been designed for use in high speed, synchronous, memory driving applications. A common clock enable allows memory bank select for memory interleaving applications. The signal skew between output pins is typically less than 250ps, giving a high level of predictability to system timing.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM(3)	Terminal Voltage with Respect to GND	-0.5 to Vcc +0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +60	mA

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Non-bus-hold input terminals and Vcc terminals.
3. Output, I/O terminals, and bus-hold input terminals.

### CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
COUT	Output Capacitance	VOUT = 0V	3.5	8	pF

3V16-link

**NOTE:**

1. This parameter is measured at characterization but not tested.

### PIN DESCRIPTION

Pin Names	Description
OE	3-State Output Enable Input (Active LOW)
Dx	Data Inputs
Qx	3-State Outputs
CLK	Clock Input
CKLEN	Clock Enable Input

### FUNCTION TABLE(1)

Inputs				Outputs
OE	CKLEN	CLK	Dx	Qx
L	H	X	X	Q <sub>0</sub>
L	L	↑	H	H
L	L	↑	L	L
L	L	L	X	Q <sub>0</sub>
H	X	X	X	Z

**NOTE:**

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High-Impedance  
Q<sub>0</sub> = Output level before the indicated steady-state conditions were established.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		1.7	—	3.6	V
		V <sub>CC</sub> = 2.7V to 3.6V		2	—	3.6	
V <sub>IL</sub>	Input LOW Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		-0.5	—	0.7	V
		V <sub>CC</sub> = 2.7V to 3.6V		-0.5	—	0.8	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = V <sub>CC</sub>	—	—	±1	μA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = GND	—	—	±1	
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	V <sub>CC</sub> = 3.6V	V <sub>O</sub> = V <sub>CC</sub>	—	—	±1	μA
I <sub>OZL</sub>			V <sub>O</sub> = GND	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
I <sub>CC1</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = 3.6V V <sub>IN</sub> = GND or V <sub>CC</sub>		—	0.1	10	μA

**NOTE:**

1. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 2.3V	I <sub>OH</sub> = 0.1mA	V <sub>CC</sub> -0.2	—	V
			I <sub>OH</sub> = -6mA	2	—	
		V <sub>CC</sub> = 2.3V V <sub>CC</sub> = 2.7V V <sub>CC</sub> = 3V	I <sub>OH</sub> = -12mA	1.7	—	
				2.2	—	
				2.4	—	
V <sub>CC</sub> = 3V	I <sub>OH</sub> = -24mA	2	—			
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 2.3V	I <sub>OL</sub> = 0.1mA	—	0.2	V
			I <sub>OL</sub> = 6mA	—	0.4	
			I <sub>OL</sub> = 12mA	—	0.7	
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		V <sub>CC</sub> = 3V	I <sub>OL</sub> = 24mA	—	0.55	

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. to max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V<sub>CC</sub> range.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6V^{(3)}$	—	2	30	$\mu A$
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ $\overline{CLKEN} = \text{GND}$ 50% Duty Cycle One Input Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	60	100	$\mu A / \text{MHz}$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $\overline{CLKEN} = \text{GND}$ $f_i = 5\text{MHz}$ 50% Duty Cycle One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.6	1	mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	0.6	1	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ $\overline{CLKEN} = \text{GND}$ $f_i = 2.5\text{MHz}$ 50% Duty Cycle Twenty Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.3	5.5 <sup>(5)</sup>	
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$	—	3.4	5.9 <sup>(5)</sup>	

### NOTES:

- $V_{CC} (\text{max.}) = 3.6V$
- Typical values are at  $V_{CC} = 3.3V$ ,  $+25^\circ C$  ambient.
- Per TTL driven input; all other inputs at  $V_{CC}$  or  $\text{GND}$ .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$   
 $I_{CC} = \text{Quiescent Current } (I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$   
 $D_H = \text{Duty Cycle for TTL Inputs High}$   
 $N_T = \text{Number of TTL Inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$   
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$   
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$   
 $f_i = \text{Input Frequency}$   
 $N_i = \text{Number of Inputs at } f_i$

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE


Symbol	Parameter	Condition <sup>(1)</sup>	V <sub>CC</sub> = 2.5V±0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V±0.3V		Unit
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
f <sub>MAX</sub>	CLK Frequency	CL = 50pF	—	150	—	150	—	150	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to Qx	R <sub>L</sub> = 500Ω	—	7	—	5.7	1.5	4.9	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time $\overline{OE}$ to Qx		—	7.4	—	6.5	1.5	5.4	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time $\overline{OE}$ to Qx		—	6.2	—	5.1	1.5	4.8	ns
t <sub>SU</sub>	Set-up Time $\overline{CLKEN}$ to CLK		3.4	—	3.1	—	2.7	—	ns
t <sub>SU</sub>	Set-up Time Dx to CLK		4	—	3.6	—	3	—	ns
t <sub>H</sub>	Hold Time Dx after CLK		0	—	0	—	0	—	ns
t <sub>H</sub>	Hold Time $\overline{CLKEN}$ after CLK		0	—	0	—	0	—	ns
t <sub>w</sub>	Pulse Width HIGH or LOW CLK <sup>(4)</sup>		3.3	—	3.3	—	3.3	—	ns
t <sub>SK(0)</sub>	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	ns

### NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
4. This parameter is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



### SWITCH POSITION

Test	Switch
Disable Low Enable Low	V <sub>LOAD</sub>
Disable High Enable High	GND
All Other tests	Open


#### DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.


### TEST VOLTAGES

Symbol	V <sub>CC</sub> = 3.3V ± 0.3V	V <sub>CC</sub> = 2.7V	V <sub>CC</sub> = 2.5V ± 0.2V	Unit
V <sub>LOAD</sub>	6	6	4.6	V
V <sub>IH</sub>	2.7	2.7	2.3	V
V <sub>T</sub>	1.5	1.5	1.2	V


### SET-UP, HOLD, AND RELEASE TIMES




### PULSE WIDTH



### PROPAGATION DELAY




### ENABLE AND DISABLE TIMES



#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.
3. If V<sub>CC</sub> is below 3V, input voltage swings should be adjusted not to exceed V<sub>CC</sub>.

## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.