

FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVERS

IDT54/74FCT245/A/C IDT54/74FCT640/A/C IDT54/74FCT645/A/C

FEATURES:


- IDT54/74FCT245/640/645 equivalent to FAST^{IM} speed and drive
- IDT54/74FCT245A/640A/645A 25% faster than FAST
- IDT54/74FCT245C/640C/645C 40% faster than FAST
- TTL input and output level compatible
- CMOS output level compatible
- IOL = 64mA (commercial) and 48mA (military)
- Input current levels only 5μA max.
- CMOS power levels (2.5mW typical static)
- Direction control and over-riding 3-state control
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B and DESC listed
- Meets or exceeds JEDEC Standard 18 specifications

DESCRIPTION:

The IDT octal bidirectional transceivers are built using an advanced dual metal CMOS technology. The IDT54/74FCT245/A/C, IDT54/74FCT640/A/C and IDT54/74FCT645/A/C are designed for asynchronous two-way communication between data buses. The transmit/receive (T/\overline{R}) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports, and receive (active LOW) from B ports to A ports. The output enable (\overline{OE}) input, when HIGH, disables both A and B ports by placing them in High-Z condition.

The IDT54/74FCT245/A/C and IDT54/74FCT645/A/C transceivers have non-inverting outputs. The IDT54/74FCT640/A/C has inverting outputs.

FUNCTIONAL BLOCK DIAGRAM





NOTES:

FCT245, 645 are noninverting options.
 FCT640 is the inverting option.

The IDT logo is a registered trademark of Integrated Device Technology, Inc. FAST is a registered trademark of National Semiconductor Co.

PIN CONFIGURATIONS





1

PIN DESCRIPTION

Pin Names	Description					
OE Output Enable Input (Active LOW)						
T/R Transmit/Receive Input						
A0-A7	Side A Inputs or 3-State Outputs					
B0-B7	Side B Inputs or 3-State Outputs					

2534 tbl 05

FUNCTION TABLE⁽²⁾

Inp	uts	
ŌĒ	T/R	Outputs
L	L	Bus B Data to Bus A ⁽¹⁾
L	Н	Bus A Data to Bus B ⁽¹⁾
Н	Х	High Z State

NOTES:

2534 tbl 06

- 1. 640 is inverting from input to output.
- 2. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	>
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	ô
Рт	Power Dissipation	0.5	0.5	W
lout	DC Output Current	120	120	mA

NOTES:

2534 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals.
- 3. Outputs and I/O terminals.

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	рF
CI/O	I/O Capacitance	Vout = 0V	8	12	pF

NOTE:

2534 tbl 02

1. This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC - 0.2V

Commercial: TA = 0°C to +70°C, VCC = $5.0V \pm 5\%$; Military: TA = -55°C to +125°C, VCC = $5.0V \pm 10\%$

Symbol	Parameter	Test Condi	tions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
ViH	Input HIGH Level	Guaranteed Logic HIGH Lev	rel	2.0	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Leve	el	_	_	0.8	V
IIН	Input HIGH Current	Vcc = Max	VI = VCC	_	_	5	μΑ
	(Except I/O pins)		VI = 2.7V		_	5 ⁽⁴⁾	
lıL	Input LOW Current		VI = 0.5V	_	_	-5 ⁽⁴⁾	
	(Except I/O pins)		VI = GND	_	_	- 5	
lін	Input HIGH Current	Vcc = Max	VI= VCC	_	_	15	μΑ
	(I/O pins only)		VI= 2.7V	_	_	15 ⁽⁴⁾	
lıL	Input LOW Current		VI= 0.5V	_	_	-15 ⁽⁴⁾	
	(I/O pins only)		VI= GND	_	_	-15	
Vıĸ	Clamp Diode Voltage	Vcc = Min., IN = -18mA		_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max. ⁽³⁾ , Vo = GND		-60	-120	_	mA
Vон	Output HIGH Voltage	Vcc = 3V, Vin = VLc or VHc,	Іон = −32μА	VHC	Vcc	_	V
		Vcc = Min.	Іон = –300μА	VHC	Vcc	_	
		VIN = VIH or VIL	IOH = -12mA MIL.	2.4	4.3		
			IOH = -15 mA COM'L.	2.4	4.3	_	
Vol	Output LOW Voltage	Vcc = 3V, Vin = VLc or VHc,	IOL = 300μA	_	GND	VLC	V
	(Port A and Port B)	Vcc = Min.	IOL = 300μA	_	GND	VLC ⁽⁴⁾	
		VIN = VIH or VIL	IOL = 48mA MIL.	_	0.3	0.55	
			IoL = 64mA COM'L.	_	0.3	0.55	
IOTEC:							

NOTES:

2534 tbl 03

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
- 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

VLC = 0.2V; VHC = VCC - 0.2V

Symbol	Parameter	Test Condition	Test Conditions ⁽¹⁾				Unit
Icc	Quiescent Power Supply Current	Vcc = Max. Vin ≥ Vhc; Vin ≤ VLC	_	Typ.⁽²⁾ 0.5	1.5	mA	
ΔΙCC	Quiescent Power Supply Current TTL Inputs HIGH	$Vcc = Max.$ $Vin = 3.4V^{(3)}$		_	0.5	2.0	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OE = GND T/R = GND or Vcc One Input Toggling 50% Duty Cycle	VIN ≥ VHC VIN ≤ VLC	_	0.15	0.25	mA/MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz	VIN ≥ VHC VIN ≤ VLC (FCT)	_	2.0	4.0	mA
		50% Duty Cycle T/R = OE = GND One Bit Toggling	VIN = 3.4V VIN = GND	_	2.3	5.0	
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN ≥ VHC VIN ≤ VLC (FCT)	_	3.5	6.5 ⁽⁵⁾	
		50% Duty Cycle $T/\overline{R} = \overline{OE} = GND$ Eight Bits Toggling	VIN = 3.4V VIN = GND	_	5.5	14.5 ⁽⁵⁾	

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fCP/2 + fiNi)$
 - Icc = Quiescent Current
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current Caused by an Output Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 - fi = Input Frequency
 - Ni = Number of Inputs at fi
 - All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT245/A/C

			;	54/74F	CT245			54/74F	CT245	A	54/74FCT245C				
			Co	m'l.	Mi	l.	Co	m'l.	M	lil.	Con	n'l.	М	il.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay A to B, B to A	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	1.5	7.0	1.5	7.5	1.5	4.6	1.5	4.9	1.5	4.1	1.5	4.5	ns
tPZH tPZL	Output Enable Time OE to A or B		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time OE to A or B		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tPZH tPZL	Output EnableTime T/R to A or B ⁽³⁾		1.5	9.5	1.5	10.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time T/\overline{R} to A or $B^{(3)}$		1.5	7.5	1.5	10.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns

2534 tbl 07

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT640/A/C

			;	54/74F	CT640	CT640 54/74FCT640A						54/74FCT640C			
			Co	m'l.	М	il.	Co	m'l.	M	lil.	Coi	m'l.	М	il.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay A to B, B to A	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	2.0	7.0	2.0	8.0	1.5	5.0	1.5	5.3	1.5	4.4	1.5	4.7	ns
tPZH tPZL	Output Enable Time OE to A or B		2.0	13.0	2.0	16.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time OE to A or B		2.0	10.0	2.0	12.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tPZH tPZL	Output Enable Time T/R to A or B ⁽³⁾		2.0	13.0	2.0	16.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time T/\overline{R} to A or $B^{(3)}$		2.0	10.0	2.0	12.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns

2534 tbl 08

SWITCHING CHARACTERISTICS OVER OPERATING RANGE FOR FCT645/A/C

			;	54/74FCT645 54/74FCT645A						4	54/74FCT645C				
			Co	m'l.	М	il.	Co	m'l.	М	il.	Cor	n'l.	М	il.	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH tPHL	Propagation Delay A to B, B to A	CL = 50 pF $RL = 500\Omega$	1.5	9.5	1.5	11.0	1.5	4.6	1.5	4.9	1.5	4.1	1.5	4.5	ns
tPZH tPZL	Output Enable Time OE to A or B		1.5	11.0	1.5	12.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time OE to A or B		1.5	12.0	1.5	13.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns
tPZH tPZL	Output Enable Time T/\overline{R} to A or $B^{(3)}$		1.5	11.0	1.5	12.0	1.5	6.2	1.5	6.5	1.5	5.8	1.5	6.2	ns
tPHZ tPLZ	Output Disable Time T/R to A or B ⁽³⁾		1.5	12.0	1.5	13.0	1.5	5.0	1.5	6.0	1.5	4.8	1.5	5.2	ns


NOTES:

2534 tbl 09

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. This parameter is guaranteed but not tested.

7.9 5

TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:


2534 tbl 08

6


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zo∪T of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES



NOTES 2534 drw 04

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0 MHz; Zo \leq 50 Ω ; tr \leq 2.5ns; tr \leq 2.5ns.

ORDERING INFORMATION

