

# FAST CMOS 16-BIT BUSIDT54/74FCT16646T/AT/CT/ETTRANSCEIVER/IDT54/74FCT162646T/AT/CT/ETREGISTERS (3-STATE)IDT54/74FCT162646T/AT/CT/ET

## FEATURES:

- Common features:
  - 0.5 MICRON CMOS Technology
  - High-speed, low-power CMOS replacement for ABT functions
  - Typical tsκ(o) (Output Skew) < 250ps
  - Low input and output leakage ≤1μA (max.)
  - ESD > 2000V per MIL-STD-883, Method 3015;
    > 200V using machine model (C = 200pF, R = 0)
  - Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
  - Extended commercial range of -40°C to +85°C
  - VCC = 5V ±10%
- Features for FCT16646T/AT/CT/ET:
  - High drive outputs (-32mA IOH, 64mA IOL)
  - Power off disable outputs permit "live insertion"
  - Typical Volp (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- Features for FCT162646T/AT/CT/ET:
  - Balanced Output Drivers: ±24mA (commercial), ±16mA (military)
  - Reduced system switching noise
  - Typical VOLP (Output Ground Bounce) < 0.6V at VCC = 5V,TA = 25°C


#### **DESCRIPTION:**

The IDT54/74FCT16646T/AT/CT/ET and IDT54/

74FCT162646T/AT/CT/ET 16-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit bus transceivers with 3-state D-type registers. The control circuitry is organized for multiplexed transmission of data between A bus and B bus either directly or from the internal storage registers. Each 8-bit transceiver/register features direction control (xDIR), over-riding Output Enable control (xOE) and Select lines (xSAB and xSBA) to select either real-time data or stored data. Separate clock inputs are provided for A and B port registers. Data on the A or B data bus, or both, can be stored in the internal registers by the LOW-to-HIGH transitions at the appropriate clock pins. Flowthrough organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The IDT54/74FCT16646T/AT/CT/ET are ideally suited for driving high-capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162646T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times-reducing the need for external series terminating resistors. The IDT54/74FCT162646T/AT/CT/ET are plug-in replacements for the IDT54/74FCT16646T/AT/CT/ET and 54/74ABT16646 for on-board bus interface applications.



### FUNCTIONAL BLOCK DIAGRAM

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

#### **AUGUST 1996**

## **PIN CONFIGURATIONS**

				7			-		1	
1DIR	1	$\bigcirc$	56	10E	1DIR	1		56		1 OE
1CLKAB	2		55	1CLKBA	1CLKAB	2		55		1CLKBA
1SAB	3		54	1SBA	1SAB	3		54		ISBA
GND	4		53	GND	GND	4		53		GND
1A1	5		52	1B1	1A1	5		52		] 1 <b>B</b> 1
1A2	6		51	1B2	1A2	6		51		] 1 <b>B</b> 2
Vcc	7		50	Vcc	Vcc	7		50		] Vcc
1A3	8		49	1B3	1 <b>A</b> 3	8		49		] 1 <b>B</b> 3
1A4	9		48	1B4	1 <b>A</b> 4	9		48		] 1 <b>B</b> 4
1A5	10		47	1B5	1 <b>A</b> 5	10		47		] 1 <b>B</b> 5
GND	11		46	GND	GND	11		46		GND
1A6	12		45	1B6	1 <b>A</b> 6	12		45		] 1 <b>B</b> 6
1A7	13		44	1B7	1A7	13		44		] 1 <b>B</b> 7
1A8	14	SO56-1 SO56-2	43	1B8	1 <b>A</b> 8	14	E56-1	43		] 1 <b>B</b> 8
2A1	15	SO56-3	42	2B1	2A1	15		42		] 2 <b>B</b> 1
2A2	16		41	2B2	2A2	16		41		] 2 <b>B</b> 2
2A3	17		40	2B3	2A3	17		40		2 <b>B</b> 3
GND	18		39	GND	GND	18		39		GND
2A4	19		38	2B4	2A4	19		38		2 <b>B</b> 4
2A5	20		37	2B5	2A5	20		37		2 <b>B</b> 5
2A6	21		36	2B6	2A6	21		36		2 <b>B</b> 6
Vcc	22		35	Vcc	Vcc	22		35		Vcc
2A7	23		34	2B7	2A7	23		34		2 <b>B</b> 7
2A8	24		33	2B8	2A8	24		33		2 <b>B</b> 8
GND	25		32	GND	GND	25		32		GND
2SAB	26		31	2SBA	2SAB	26		31		2SBA
2CLKAB	27		30	2CLKBA	2CLKAB	27		30		2CLKBA
2DIR	28		29	20E	2DIR	28		29		20E
		SSOP/ SOP/TVS		2540	drw 03				2540 drw 04	

Тур.

3.5

3.5

Max.

6.0

8.0

Unit

pF

pF

2540 tbl 02

Conditions

VIN = 0V

VOUT = 0V

CAPACITANCE (TA = +25°C, f = 1.0MHz)

1. This parameter is measured at characterization but not tested.

Parameter<sup>(1)</sup>

Capacitance

Capacitance

Input

I/O

#### **PIN DESCRIPTION**

Pin Names	Description
xAx	Data Register A Inputs
	Data Register B Outputs
xBx	Data Register B Inputs
	Data Register A Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xDIR, xOE	Output Enable Inputs

2540 tbl 01

## FUNCTION TABLE<sup>(2)</sup>

Inputs					Data	I/O <sup>(1)</sup>	Operation or Function	
xOE	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	хАх	xBx	
H H	X X	H or L ↑	H or L ↑	X X	X X	Input	Input	Isolation Store A and B Data
L	L	X X	X H or L	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L	H H	X H or L	X X	L H	X X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus

Symbol

CIN

CI/O

NOTE:

NOTES:

1. The data output functions may be enabled or disabled by various signals at the xOE or xDIR inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

2540 tbl 03

2. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 $\uparrow$  = LOW-to-HIGH Transition

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>


Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to	–0.5 to	V
	GND	Vcc +0.5	
TSTG	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA
NOTES	-		2540 tbl 0

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


2. All device terminals except FCT162XXXT Output and I/O terminals.

3. Output and I/O terminals for FCT162XXXT.




REAL-TIME TRANSFER BUS B TO A





xDIR	xOE	xCLKAB	xCLKBA	xSAB	xSBA
Н	L	$\uparrow$	Х	Х	Х
L	L	Х	$\uparrow$	Х	Х
Х	н	$\uparrow$	$\uparrow$	х	Х

STORAGE FROM A AND/OR B



xDIR <sup>(1)</sup>	×OE	xCLKAB	xCLKBA	xSAB	xSBA
L	L	Х	H or L	Х	Н
Н	L	H or L	Х	Н	Х

#### TRANSFER STORED DATA TO A AND/OR B

NOTE:

1. Cannot transfer data to A bus and B bus simultaneously.

#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Commercial: TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, Vcc =  $5.0V \pm 10\%$ ; Military: TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C, Vcc =  $5.0V \pm 10\%$ 

Symbol	Parameter	Test Conditions <sup>(1)</sup>			Typ. <sup>(2)</sup>	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH	Guaranteed Logic HIGH Level			_	V
VIL	Input LOW Level	Guaranteed Logic LOW	' Level	_	—	0.8	V
Іін	Input HIGH Current (Input pins) <sup>(5)</sup>	Vcc = Max.	VI = VCC	_	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>	*		—	_	±1	
lı∟	Input LOW Current (Input pins) <sup>(5)</sup>		VI = GND	—	—	±1	
	Input LOW Current (I/O pins) <sup>(5)</sup>	1		_	_	±1	
Іоzн	High Impedance Output Current	Vcc = Max.	Vo=2.7V		_	±1	μA
Iozl	(3-State Output pins) <sup>(5)</sup>		Vo = 0.5V	_	_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18m/	A	_	-0.7	-1.2	V
los	Short Circuit Current	Vcc = Max., Vo = GND	(3)	-80	-140	-225	mA
Vн	Input Hysteresis	-	_		100	_	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc			5	500	μA
Іссн							
Iccz							

#### **OUTPUT DRIVE CHARACTERISTICS FOR FCT16646T**

Symbol	Parameter	Test Cor	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
lo	Output Drive Current	Vcc = Max., Vo = 2.5V	-50	—	-180	mA	
Vон	Output HIGH Voltage	Vcc = Min.	Iон = –3mA	2.5	3.5	—	V
		VIN = VIH or VIL	Іон = –12mA MIL.	2.4	3.5		V
			Іон = –15mA COM'L.				
			Iон = –24mA MIL.	2.0	3.0	_	V
			$IOH = -32mA COM'L.^{(4)}$				
Vol	Output LOW Voltage	Vcc = Min.	IOL = 48mA MIL.	_	0.2	0.55	V
		VIN = VIH or VIL	IOL = 64mA COM'L.				
IOFF	Input/Output Power Off Leakage <sup>(5)</sup>	Vcc = 0V, VIN or Vo $\leq$	4.5V	_	_	±1	μΑ

2540 lnk 06

#### **OUTPUT DRIVE CHARACTERISTICS FOR FCT162646T**

Symbol	Parameter	Test Cor	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
IODL	Output LOW Current	VCC = 5V, VIN = VIH or V	60	115	200	mA	
Іорн	Output HIGH Current	VCC = 5V, VIN = VIH or V	-60	-115	-200	mA	
Vон	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	Іон = –16mA MIL. Іон = –24mA COM'L.	2.4	3.3		V
Vol	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 16mA MIL. IOL = 24mA COM'L.		0.3	0.55	V

2540 lnk 07

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. Duration of the condition can not exceed one second.

5. The test limit for this parameter is  $\pm$  5µA at TA = –55°C.

#### **POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Con	Min.	Typ. <sup>(2)</sup>	Max.	Unit	
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V <sup>(3)</sup>			0.5	1.5	mA
ICCD	Dynamic Power Supply Current <sup>(4)</sup>	Vcc = Max. Outputs Open xDIR = xOE= GND One Input Toggling 50% Duty Cycle	VIN = VCC VIN = GND	_	75	120	μA/ MHz
IC	Total Power Supply Current <sup>(6)</sup>	Vcc = Max. Outputs Open fcP = 10MHz (xCLKBA) 50% Duty Cycle xDIR = $x\overline{OE}$ = GND One Bit Toggling fi = 5MHz 50% Duty Cycle	VIN = VCC VIN = GND VIN = 3.4V VIN = GND	-	0.8	3.2	mA
		Vcc = Max. Outputs Open fcP = 10MHz (xCLKBA) 50% Duty Cycle	VIN = VCC VIN = GND	-	3.8	6.5 <sup>(5)</sup>	
TES:		xDIR = xOE = GND Sixteen Bits Toggling fi = 2.5MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	8.3	20.0 <sup>(5)</sup>	2540 tbl 0

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V,  $+25^{\circ}C$  ambient.

3. Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (fCPNCP/2 + fiNi)$ 

Icc = Quiescent Current (IccL, IccH and Iccz)

 $\Delta$ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

NCP = Number of Clock Inputs at fCP

fi = Input Frequency

Ni = Number of Inputs at fi

#### SWITCHING CHARACTERISTICS OVER OPERATING RANGE

			F	FCT16646T/162646T			FCT16646AT/162646AT				
			Co	Com'l. Mil.		il.	Coi	n'l.	Mil.		
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tPLH tPHL	Propagation Delay Bus to Bus	C∟ = 50pF R∟ = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPZH tPZL	Output Enable Time xDIR or xOE to Bus		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns
tPHZ tPLZ	Output Disable Time xDIR or xOE to Bus		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns
tPLH tPHL	Propagation Delay xSBA or xSAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns
tsu	Set-up Time HIGH or LOW Bus to Clock		4.0		4.5		2.0		2.0		ns
tΗ	Hold Time HIGH or LOW Bus to Clock		2.0		2.0		1.5	_	1.5		ns
tw	Clock Pulse Width HIGH or LOW		6.0		6.0	_	5.0		5.0		ns
tsĸ(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	_	0.5	_	0.5	ns

2540 tbl 09

			FC	FCT16646CT/162646CT			FC				
			Co	Com'l. Mil.		Com'l.		Mil.			
Symbol	Parameter	Condition <sup>(1)</sup>	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Unit
tplh tphl	Propagation Delay Bus to Bus	C∟ = 50pF R∟ = 500Ω	1.5	5.4	1.5	6.0	1.5	3.8	—	—	ns
tPZH tPZL	Output Enable Time xDIR or xOE to Bus		1.5	7.8	1.5	8.9	1.5	4.8	_		ns
tPHZ tPLZ	Output Disable Time $xDIR \text{ or } x\overline{OE}$ to Bus		1.5	6.3	1.5	7.7	1.5	4.0	_		ns
tplh tphl	Propagation Delay Clock to Bus		1.5	5.7	1.5	6.3	1.5	3.8	_		ns
tplh tphl	Propagation Delay xSBA or xSAB to Bus		1.5	6.2	1.5	7.0	1.5	4.2			ns
ts∪	Set-up Time HIGH or LOW Bus to Clock		2.0		2.0		2.0		—		ns
tΗ	Hold Time HIGH or LOW Bus to Clock		1.5		1.5		0.0	_	_		ns
tw	Clock Pulse Width HIGH or LOW		5.0	_	5.0	—	3.0 <sup>(4)</sup>	—	_	_	ns
tsĸ(o)	Output Skew <sup>(3)</sup>	1	—	0.5	_	0.5	—	0.5	—	_	ns
NOTES:			I	1						2	2540 tbl10


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

4. This limit is guaranteed but not tested.

# **TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS**



tsu

**t**REM

тн

2556 drw 06

2556 drw 08

### SET-UP, HOLD AND RELEASE TIMES

#### SWITCH POSITION


Test	Switch
Open Drain Disable Low	Closed
Enable Low	
All Other Tests	Open
	2556 lnk 10

**DEFINITIONS:** 

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

### PULSE WIDTH



2556 drw 07

1.5V

1.5V

### **PROPAGATION DELAY**

DATA

INPUT

TIMING

PRESET CLEAR

ASYNCHRONOUS CONTROL

SYNCHRONOUS CONTROL

CLOCK ENABLE


INPUT

ETC.


PRESET

CLEAR Z

ETC.




#### **ENABLE AND DISABLE TIMES**



#### NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- 2. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns

#### ORDERING INFORMATION



2540 drw 14