



## GUARANTEED LOW SKEW CMOS CLOCK DRIVER/BUFFER

**IDT49FCT5805/A/B/C**  
**ADVANCE**  
**INFORMATION**

### FEATURES:


- 10 CMOS outputs
- Monitor output
- Rail-to-rail output voltage swing
- Input hysteresis for better noise margin
- Monitor output
- Guaranteed low skew:
  - 0.3ns output skew
  - 0.6ns opposite transition
  - 1ns different devices
- Std., A, B, and C speed grades
- Available in QSOP and SOIC packages

### DESCRIPTION


The 49FCT5805 clock buffer/driver circuits can be used for clock buffering schemes where low skew is a key parameter. This device offers two banks of five non-inverting outputs. The 49FCT5805 device provides low propagation delay buffering with on-chip skew of 0.3ns for same-transition, same-bank signals.

The 49FCT5805 is characterized for operation at -40°C to +85°C.

### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



QSOP/ SOIC  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Symbol	Description		Max.	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Supply Voltage to Ground		– 0.5 to +7	V
	DC Output Voltage V <sub>OUT</sub>		– 0.5 to +7	V
V <sub>TERM</sub> <sup>(3)</sup>	DC Input Voltage V <sub>IN</sub>		– 0.5 to +7	V
V <sub>AC</sub>	AC Input Voltage (pulse width ≤20ns)		-3	V
I <sub>OUT</sub>	DC Output Current V <sub>IN</sub> < 0		-20	mA
	DC Output Current Max. Sink Current/Pin		120	mA
P <sub>MAX</sub>	Maximum Power	QSOP	.82	W
	Dissipation (T <sub>A</sub> = 85°C)	SOIC	.75	W
T <sub>STG</sub>	Storage Temperature		– 65 to +150	°C

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>cc</sub> Terminals.
- All terminals except V<sub>cc</sub>.

## CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz, V<sub>IN</sub> = 0V)

Pins	QSOP		SOIC		Unit
	Typ.	Max. <sup>(1)</sup>	Typ.	Max. <sup>(1)</sup>	
C <sub>IN</sub>	4	6	5	6	pF

### NOTE:

- This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

Pin Names	I/O	Description
$\overline{OEA}$ , $\overline{OEB}$	I	Output Enable Inputs
INA, INB	I	Clock Inputs
OAn, OBn	O	Clock Outputs
MON	O	Monitor Outputs (non-disable)

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$ ,  $V_{HC} = V_{CC} - 0.2\text{V}$ ,  $V_{LC} = 0.2\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage	Guaranteed Logic HIGH for All Inputs	2	—	—	V
$V_{IL}$	Input LOW Voltage	Guaranteed Logic LOW for All Inputs	—	—	0.8	V
$V_{IC}$	Clamp Diode Voltage <sup>(3)</sup>	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OH} = -300\mu\text{A}$	$V_{HC}$	$V_{CC}$	—	V
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OH} = -15\text{mA}$	3.6	4.3	—	
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OH} = -24\text{mA}$	2.4	3.8	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OL} = 300\mu\text{A}$	—	GND	$V_{LC}$	V
		$V_{CC} = \text{Min.}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OL} = 64\text{mA}$	—	0.3	0.55	
$I_{IN}$	Input Leakage Current	$V_{CC} = \text{Max.}, V_{IN} = V_{CC} \text{ or } \text{GND}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZ}$	Output Leakage Current	$V_{CC} = \text{Max.}, V_{OUT} = V_{CC} \text{ or } \text{GND}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OFF}$	I/O Power Off Leakage	$V_{CC} = 0\text{V}, V_{IN} \text{ or } V_O \leq 4.5\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OS}$	Short Circuit Current <sup>(2,3)</sup>	$V_{CC} = \text{Max.}, V_{OUT} = \text{GND}$	-60	—	—	mA
$\Delta V_T$	Input Hysteresis	$V_{TLH} - V_{THL}$ for All Inputs	—	0.2	—	V

### NOTES:

1. Typical values are at  $V_{CC} = 5.0\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .
2. Not more than one output should be used to test this high power condition. Duration is less than one second.
3. Guaranteed by design but not tested.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Typ. <sup>(3)</sup>	Max.	Unit
$I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND or } V_{CC}$	0.005	0.5	mA
$\Delta I_{CC}$	Supply Current per Input HIGH	$V_{CC} = \text{Max.}, V_{IN} = 3.4\text{V}$	0.5	2.5	mA
$I_{CCD}$	Dynamic Power Supply Current per Output <sup>(2)</sup>	$V_{CC} = \text{Max.}, \overline{OE_A} = \overline{OE_B} = \text{GND}$ Outputs Enabled, 50% duty cycle	0.1	0.2	mA/MHz
$I_C$	Total Supply Current Examples <sup>(2,4)</sup>	$V_{CC} = \text{Max.},$ $\overline{OE_A} = \overline{OE_B} = \text{GND}$ 50% duty cycle, $f_i = 10\text{MHz}$ Five outputs toggling	$V_{IN} = \text{GND or } V_{CC}$	5	mA
			$V_{IN} = \text{GND or } 3.4\text{V}$		
		$V_{CC} = \text{Max.},$ $\overline{OE_A} = \overline{OE_B} = \text{GND}$ 50% duty cycle, $f_i = 2.5\text{MHz}$ All outputs toggling	$V_{IN} = \text{GND or } V_{CC}$	3	
			$V_{IN} = \text{GND or } 3.4\text{V}$		

### NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Guaranteed by design but not tested.  $C_L = 0\text{pF}$ .
3. Typical values are for reference only. Conditions are  $V_{CC} = 5.0\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .
4.  $I_C = I_{CC} + (\Delta I_{CC})(D_H)(N_T) + I_{CCD}(f_o)(N_o)$   
where:  
 $D_H$  = Input Duty Cycle  
 $N_T$  = Number of TTL HIGH inputs at  $D_H$   
 $f_o$  = Output Frequency  
 $N_o$  = Number of outputs at  $f_o$

## **SKEW CHARACTERISTICS OVER OPERATING RANGE**

$T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

$C_{LOAD} = 50\text{pF}$ ,  $R_{LOAD} = 500\Omega$  unless otherwise noted.

Symbol	Parameter <sup>(1)</sup>	49FCT5805		49FCT5805/A		49FCT5805/B		49FCT5805/C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tsk(01)	Skew between all outputs, same transition, same bank	—	0.5	—	0.35	—	0.3	—	0.3	ns
tsk(02)	Skew between outputs of all banks, same transition	—	0.7	—	0.7	—	0.5	—	0.4	ns
tsk(P)	Pulse Skew; skew between opposite transitions of the same output (tPHL - tPLH)	—	1	—	1	—	0.8	—	0.6	ns
tsk(T)	Part-to-part skew <sup>(2)</sup>	—	1.5	—	1.5	—	1.2	—	1	ns

### **NOTES:**

1. Skew parameters are guaranteed across temperature range, but not tested. Skew parameters are measured at 0.5V<sub>cc</sub>.
2. tsk(T) only applies to devices of the same transition, part type, temperature, power supply voltage, loading, package, and speed grade.

## **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

$T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 10\%$

$C_{LOAD} = 50\text{pF}$ ,  $R_{LOAD} = 500\Omega$  unless otherwise noted.


Symbol	Parameter <sup>(1)</sup>	49FCT5805		49FCT5805/A		49FCT5805/B		49FCT5805/C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tPLH tPHL	Propagation Delay <sup>(2)</sup> INA to OAn, INB to OBn	1.5	5.6	1.5	5.3	1.5	5	1.5	4.5	ns
tpZL tpZH	Output Enable Time	1.5	8	1.5	8	1.5	7	1.5	7	ns
tplZ tpzH	Output Disable Time <sup>(3)</sup>	1.5	7	1.5	7	1.5	6	1.5	6	ns
tR	Output Rise Time, 0.8V to 2V <sup>(3)</sup>	—	1.5	—	1.5	—	1.5	—	1.5	ns
tF	Output Fall Time, 2V <sub>cc</sub> to 0.8V <sub>cc</sub> <sup>(3)</sup>	—	3	—	3	—	3	—	3	ns

### **NOTES:**


1. Minimums guaranteed but not production tested. Timing parameters are measured at 0.5V<sub>cc</sub>.
2. The propagation delay other range indicated by Min. and Max. specifications results from process and environmental variables. These propagation delays do not imply limit skew.
3. This parameter is guaranteed but not production tested.

## TEST CIRCUITS AND WAVEFORMS


Parameter Tested	Switch Position
tPLZ, tPZL	Closed
All Others	Open



Pulse generator for all pulses:  $f \leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$




PROPAGATION DELAY




$$tsk(p) = |t_{PLH} - t_{PHL}|$$

PULSE SKEW —  $tsk(p)$




$$tsk(01) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

OUTPUT SKEW (SAME BANK) —  $tsk(01)$




$$tsk(02) = |t_{PLHB} - t_{PLHA}| \text{ or } |t_{PHLB} - t_{PHLA}|$$

OUTPUT SKEW (DIFFERENT BANKS) —  $tsk(02)$



ENABLE AND DISABLE TIMES



$$tsk(i) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

PART-TO-PART SKEW —  $tsk(i)$

## ORDERING INFORMATION

IDT49FCT	<u>XXXX</u>	<u>XX</u>		
	Device Type	Package		
			Q	Quarter Size Small Outline Package (SO20-8)
			SO	Small Outline IC (SO20-2)
			5805	Guaranteed Low Skew CMOS Clock Driver/Buffer
			5805A	
			5805B	
			5805C	



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc.