

LOW-VOLTAGE OCTAL BUS SWITCH

IDT74CBTLV3245

FEATURES:

- Pin-out compatible with standard '245 logic
- 5 Ω A/B bidirectional switch
- Isolation Under Power-Off Conditions
- Over-voltage tolerant
- Latch-up performance exceeds 100mA
- Vcc = 2.3V 3.6V, Normal Range
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- Available in SSOP, QSOP, and TSSOP packages

APPLICATIONS:


3.3V High Speed Bus Switching and Bus Isolation


DESCRIPTION:

The octal bus switch has standard 245 pinouts. The CBTLV3245 is designed for asynchronous communication between data buses. When Output Enable (\overline{OE}) is low, the 8-bit bus switch is on and port A is connected to Port B. When \overline{OE} is high, the switch is off and a high impedance exists between Port A and Port B.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to VCC through a pullup resistor.


FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



SSOP/ TSSOP/ QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
Vcc	Supply Voltage Range	-0.5 to 4.6	V
Vı	Input Voltage Range	-0.5 to 4.6	V
	Continuous Channel Current	128	mA
lik	Input Clamp Current, , VI/O < 0	-50	mA
Tstg	Storage Temperature	-65 to +150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTION

Pin Names	Description
ŌĒ	Output Enable (Active LOW)
Ax	Port A Inputs or Outputs
Вх	Port B Inputs or Outputs

FUNCTION TABLE (1)

Input	Operation		
ŌĒ			
L	A Port = B Port		
Н	Isolation		

NOTE:

H = HIGH Voltage Level
 L = LOW Voltage Level

OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage		2.3	3.6	V
VIH	High-Level Control Input Voltage	Vcc = 2.3V to 2.7V	1.7	_	V
		Vcc = 2.7V to 3.6V	2	_	
VIL	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	_	0.7	V
		Vcc = 2.7V to 3.6V	_	0.8	
TA	Operating Free-Air Temperature		-40	+85	°C

NOTE

1. All unused control inputs must be held at VCC or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°C to +85°C

Symbol	Parameter		Test Conditions		Typ. ⁽¹⁾	Max.	Unit
Vık	Control Inputs, Data Inputs	Vcc = 3V, II = -18m/	A	_	_	- 1.2	V
lı	Control Inputs, Data I/O	Vcc = 3.6V, VI = Vcc	or GND	_	_	±1	μА
loz	Data I/O	Vcc = 3.6V, Vo = 0 c	or 3.6V, switch disabled	_	_	5	μΑ
loff		Vcc = 0, Vi or Vo = 0) to 3.6V	_	_	50	μА
Icc		Vcc = 3.6V, lo = 0, V	/ı = Vcc or GND	_	_	10	μА
∆Icc (2)	Control Inputs	Vcc = 3.6V, One inp	Vcc = 3.6V, One input at 3V, Other inputs at Vcc or GND		_	300	μА
Cı	Control Inputs	VI = 3V or 0		_	4	_	pF
CIO(OFF)		Vo = 3V or 0, $\overline{\text{OE}}$ = Vcc		_	6	_	pF
	Max at Vcc = 2.3V	V _I = 0	Io = 64mA	_	5	8	
	Typ at Vcc = 2.5V		Io = 24mA	_	5	8	
Ron (3)		VI = 1.7V	Io = 15mA	_	27	40	Ω
		VI = 0	Io = 64mA	_	5	7	
	VCC = 3V		Io = 24mA	_	5	7	
		VI = 2.4V	Io = 15mA	_	10	15	

NOTES:

- 1. Typical values are at 3.3V, +25°C ambient.
- 2. The increase in supply current is attributable to each input that is at the specified voltage level rather than Vcc or GND.
- 3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch.

SWITCHING CHARACTERISTICS

		Vcc = 2.	5V ± 0.2V	V cc = 3.3	3V ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPD ⁽¹⁾	Propagation Delay A to B or B to A		0.15		0.25	ns
ten	Output Enable Time OE to A or B	1	4.5	1	4.2	ns
tdis	Output Disable Time OE to A or B	1	5	1	5	ns

NOTE:


1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

TEST CIRCUITS AND WAVEFORMS


TEST CONDITIONS

Symbol	$Vcc^{(1)}= 3.3V \pm 0.3V$	Vcc ⁽²⁾ = 2.5V ± 0.2V	Unit
VLOAD	6	2 x Vcc	V
VIH	3	Vcc	V
VT	1.5	Vcc/2	V
VLZ	300	150	mV
VHZ	300	150	mV
CL	50	30	pF

PROPAGATION DELAY



TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

- 1. CL = Load capacitance: includes jig and probe capacitance.
- 2. RT = Termination resistance: should be equal to ZouT of the Pulse Generator.


NOTES:

- 1. Pulse Generator for all pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for all pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
t _{PLZ} /t _{PZL}	Vload
t рнz/tpzн	GND
tPD	Open


ENABLE AND DISABLE TIMES



NOTE:

 Diagram shown for input control Enable-LOW and input Control Disable-HIGH.

ORDERING INFORMATION





Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: logichelp@idt.com (408) 654-6459