


## PIN ASSIGNMENT (1.89 x 2.49 inch SMA)



- Superior VCISO-based PLL jitter performance
- 9.5ps peak-to-peak clock output jitter, typical
- 0.9V peak-to-peak complementary data output
- 1 UI externally adjustable clock phase
- 200mV peak-to-peak input sensitivity
- Externally adjustable decision threshold
- Designed for SONET OC-192 and SDH STM-64 physical layer clock and data recovery applications
- +5V and -5V power supplies
- Easy to connect 1.89 x 2.49 inch SMA package

Operating Data Rate (Gb/sec)	Clock Output Freq <sup>1</sup> (GHz) OC-192	Applications
9.953	9.953	OC-192
10.312	10.312	
10.664	10.664	
10.709	10.709	
12.249	12.249	

### BLOCK DIAGRAM

